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This thesis continues previous work conducted at the Naval Postgraduate School. 
The inverters previously used were replaced with commercially available 20 kVA 
Semikron IGBT PEBBs, which have three half-bridges rated at 50A/1200V and an 
IGBT/diode brake for protection.  The unit is able to produce its own dc bus using an 
installed, uncontrollable three-phase diode rectifier module.  The Semikron SKHI 22B 
drivers were used to gate the half-bridges. The bulk controller was replaced with a shift 
register driven six-state machine.  The bulk inverter currents for all three phases were 
measured using Hall-effect sensors and passed through a low-pass filter and a phase 
correcting all-pass filter to create the hysteresis reference waveforms.  These waveforms 
were passed to the modified and expanded hysteresis controller. Finally the hybrid 
inverter was constructed and tested to determine the operational efficacy of the new 
layout and redesigned controllers. 
An overview of the major concepts explored is provided in and the designs used 
to implement the bulk six-step and the hysteresis controllers are presented. Specific 
designs covered include: the bulk six-step controller, the Hall Effect sensor circuit, the 
filter circuit, and the modified hysteresis circuit. The controller design for this thesis 
produces a 60 Hz output of the bulk controller and generates a manually adjustable phase 
and gain correction to tune the reference waveform for the hysteresis controller. The ideal 
bulk controller would allow variable system frequencies. The ideal hysteresis controller 
would sense the system frequency and automatically adjust the gain and phase correction 
of the reference waveform to match the load current. The use of a Field Programmable 
Gate Array (FPGA) or a Programmable Logic Device (PLD) would simplify the 
construction of this controller type and allow variable frequency operation of the bulk 
inverter. 
A SIMULINK model was used to evaluate the new control strategy. The outputs 
of the bulk controller matched the predicted values. The output of the hysteresis inverter 
produces a current waveform which precisely cancels the harmonic content of the bulk 
inverter. A quick harmonic check obtained by summing the currents of all three output 
 xx
phases shows that there is very little harmonic content in the output. The computer model 
demonstrates the circuit designed will improve the performance of the Parallel-Connected 
Hybrid Inverter (PCHI) to meet IEEE STD 519 requirements.  
The results of the laboratory prototype PCHI system generally support the 
theoretical results provided by the simulation.  Differences observed between theory and 
actual laboratory results were caused by the unbalanced load, the width of the hysteresis 
band, filter mismatches, and the 60Hz (low-frequency) transformer. The load was left 
slightly unbalanced to replicate the “real-world” application of the controller. Other areas 
of the controller could be changed to improve the fidelity of the load current, as listed 
below. 
First, the hysteresis band can be reduced to a smaller value by replacing 
components in the hysteresis circuit. To create the hysteresis tolerance band, 0.051V is 
added and subtracted to the 6V reference wave to create the tolerance band. The resultant 
band was approximately 1.7%. If the tolerance band were reduced to 1%, the load current 
fidelity would be improved. The switching frequency of the hysteresis controller would 
increase from the 5 kHz observed. The 20 kHz PEBB switching limit will allow a smaller 
tolerance band. Further research could investigate tolerance band versus maximum 
switching frequency. 
Second, the three filters can be tuned to optimize the output. Once the filters were 
installed in the circuit they were not adjusted further to match either the unbalanced load 
or to correct for the actual bulk inverter operating frequency. Manually tuning the filters 
would be a time consuming process with the filter topology used in this thesis. Future 
research should focus on replacing the filter with one that detects the bulk inverter output 
frequency, optimizes the cut-off frequency, and automatically phase and gain corrects the 
LPF output. This will ensure that a nearly idealized reference waveform is constantly 
phase and gain locked to the load current. 
Third, the antagonistic action between the hysteresis inverter and the bulk inverter 
through the coupling transformers adds unwanted broadband noise. An optimization of 
the reactances in the circuit will need to be analyzed to correct this phenomenon. The 
 xxi
bulk inverter and hysteresis inverter interface may require an additional filter to improve 
the fidelity of the hybrid inverter output. Even without correction the overall load current 
THD improvement is exceptional  
Fourth, the use of the dq0-reference frame would simplify the control topology 
and enable the use of an FPGA more easily. The conversion to the stationary dq0-
reference frame would provide a more responsive and robust controller. The FPGA 
construct opens the possibility of programming a chip to perform the complex 
mathematics to transform from one reference frame to another while automatically 
adjusting the filter parameters. 
The PCHI prototype performance validates the use of a hysteresis controlled 
inverter to filter the load current generated by a bulk inverter. The resultant load current 
demonstrates the reduction in harmonic content from the raw bulk inverter current. This 
reinforces the findings of Reference 10.  
The spread spectrum nature of the modulation and the uncertainty (random 
nature) of a switching event, make this system ideal for stealth operation. When coupled 
with a variable frequency bulk inverter, shipboard loads can be driven at the most 
efficient frequency of operation and reduce the predominately 50Hz, 60Hz and 400Hz 
tonals onboard allied warships. An ideal first application would be to replace the dc-to-ac 
motor-generator sets in the fleet. These are maintenance intensive and are a significant 
life-cycle cost-driver. A solid-state power converter would reduce the maintenance 
requirements of the system and would significantly reduce the life-cycle costs of the 
platform in the long run. The significant initial investment would pay for itself many 
times over in reduced maintenance over a thirty year life span. 
The six-step controller was simplified and the new design performed well at 
approximately 60 Hz. Both the modified hysteresis controller and the bulk controller 
were able to operate the Semikron PEBBs. The hysteresis controller filter produced three 
nearly ideal sinusoids from the sensed phase load currents to generate reference 
waveforms for use by the hysteresis circuit. The single phase hysteresis controller test 
demonstrated that the switching frequency relationship with the reference signal was 
 xxii
valid. The SIMULINK model demonstrated that the new control strategy was valid and 
would potentially reduce the harmonic content of the load current. Finally the laboratory 
constructed PCHI provided solid proof that the hysteresis controlled inverter is a very 
capable active filter for the bulk inverter. The observed PCHI-generated load current 
THD was 1.81% which exceeds the IEEE Std. 519 (1999) limit of 2.5%. The PCHI 
system constructed in this thesis provides a simple method to filter the harmonic content 
from an inductive load. This thesis proves that existing technology can be used to 
produce high-fidelity waveforms for high-power Naval Propulsion Drives (50-100 MW). 
This conclusion is based on the bulk inverter providing 100% of the real power while the 
hysteresis inverter acts as an active filter. 
1 
I. INTRODUCTION  
A. OVERVIEW  
In January 2000, the Secretary of the Navy selected electric drive to propel all 
future classes of Navy warship.  He stated that, “Changes in propulsion systems 
fundamentally change the character and the power of our forces.  This has been shown by 
the movement from sails to steam or from propeller to jet engines…  More importantly, 
electric drive, like other propulsion changes, will open immense opportunities for 
redesigning ship architecture, reducing manpower, improving ship life, reducing 
vulnerability and allocating a great deal more power to war-fighting applications.”  The 
next generation combatant, the DD(X), will be constructed with an Integrated Power 
System (IPS) to utilize all available shipboard power more efficiently and to unlock 
propulsion power for high-powered electric weapons and advanced sensors [1]. 
Over the last century the Navy has seen several transformational events that have 
changed the war-fighting character of the navy.  The creation of the submarine provided 
unparalleled offensive power to the modern fleet.  The advent of the flight deck and the 
development of the aircraft carrier provided the means to fight and win World War Two.  
The implementation of nuclear power transformed both the aircraft carrier and submarine 
into ideal offensive weapons with unlimited tactical flexibility.  Indeed, nearly eighty five 
years after the USS Langley (CV-1) set sail and fifty years after the USS Nautilus (SSN-
571) sent the message “Underway on Nuclear Power,” the US Navy has been shaped by 
these transformational technologies. 
Surprisingly, the method of shipboard power distribution has remained relatively 
unchanged over the last century even though electrical power demand has increased 
significantly (Fig. 1). Propulsive power is provided by one set of prime movers and the 
ship service and combat system loads are powered by a completely separate set of electric 
power generating equipment. There were instances, early in the last century, where 
warships were powered by turbo-electric drive to test the efficacy of propelling warships 
with electric motors instead of the then prohibitively expensive mechanical system 
requiring reduction gears. Table 1 provides a list of some of the more notable instances. 
2 
As industrial mechanical skills improved and reduction gears became more affordable, 
the US Navy shifted to the segregated propulsion plant turbine scheme used 
predominantly in the fleet today. 
 
Figure 1.   Historical Electric Power Generating Capabilities [From Ref. 2] 
 
CV1, 2 x 3500 HP Induction Motor, Turbo-electric, 1913 
Maryland Class BBs, 31,000 HP, Turbo-electric, 1920 
CV2 and CV3, 8 x 22,500 HP Induction Motor, Turbo-electric, 1925 
Fulton Class AS, 11,800 HP, Diesel-electric, 1940 
DEs, Rudderow/Buckley/Butler/Canon Classes, 12,000 HP and 6,000 HP, Turbo- and 
Diesel-electric 
Fleet Boats (SS) 
USS Hunley, AS-31, 15,000 HP Synchronous, Diesel-electric, 1959 
USS Tullibee, SSN-597, 2500 HP, Turbo-electric, 1960 
USS Lipscomb, SSN-685, Turbo-electric, 1973 
AGS/AGOR/T-ARC/T-AGS Classes, 800-5000 HP, AC-SCR-DC Motor, 1970s-Present 
Table 1. USN Electric Drive Evolution [After Ref. 2] 
 
During World War Two, the availability of adequate machine shops to 
manufacture enough geared turbines and reduction gears was inadequate to complete all 
of the ships then under construction. Certain classes of ship were constructed using turbo-
electric drive simply so that they could be completed in time to fight the war. In most 
instances the electric drive ships outperformed their mechanical drive counterparts in 
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speed and endurance. Additionally, these turbo-electric ships were more 
compartmentalized and were therefore able to withstand more damage due to more robust 
ship architecture. However, the inherent complexity of electric machinery repair and the 
risk of power loss immediately following battle damage (due to short circuits caused by 
progressive flooding) drove designs back to the traditional mechanical drive propulsion 
plant. A more detailed history of electric drive in the US Navy can be found in 
References 3 and 4. 
The Arleigh Burke class destroyers use four LM-2500 gas turbines to create 
nearly 79 MW of power to propel the ship through the water.  Three separate Allison 
Ship Service Gas Turbine Generators, (SSGTG), produce 7.5 MW to power all ship 
service and combat loads (Fig. 2) [5].  For a large portion of the ship’s lifetime the vast 
majority of the available propulsive power is unused because the ship does not cruise at 
the maximum available design speed but at a moderate eleven to fifteen knots. In 
addition, these legacy systems are increasingly vulnerable to combat damage, are 
expensive to maintain, and have no excess power capacity to supply next generation 
electromagnetic weapon systems. An identical ship built with an IPS would require two 
35 MW main turbine generators and two auxiliary 4 MW gas turbine generator to 
produce 78 MW total power [5].  This would provide reconfigurable power which can be 
redirected on the fly to deliver power where the tactical situation requires.  The 
Commanding Officer is given unprecedented flexibility to tailor his ship’s electric 
configuration to meet his immediate need, whether it is to fight, to maneuver, or to 




Figure 2.   Conventional Propulsion versus IPS [From Ref. 5] 
 
 
Figure 3.   IPS Energy Management [From Ref. 2] 
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The benefits of using IPS are [6]:  
• Signature Reduction: Less prime mover machinery equates to reduced infrared 
and acoustic signatures. 
• Fuel Savings: Anticipated 15-20 % savings in fuel consumption over the life of 
the ship. A smaller propulsion plant is required to produce greater available 
power. Power generators online match ship’s load requirements. 
• Cheaper Construction: Reduced ship construction costs due to the modular nature 
of the IPS architecture. Additionally the modular design allows for quicker repair 
and modernization over the life of the ship. Reduced ship’s displacement equates 
to higher maximum speed or greater payload capacity. 
• Reduced Life-cycle Costs (up to 50%): Longer Mean Time Between Failures 
(MTBF) of propulsion components. Less manpower required to operate 
machinery. 
• Increased Survivability: Shorter electric motor drive shaft compared to 
mechanical drive propulsion shafting allows for increased propulsion system 
compartmentalization, resulting in increased ship survivability. 
• Simpler Systems: Eliminates costly hydraulic and pneumatic operated systems in 
favor of more cost-effective electro-mechanical systems and actuators. Allows 
one common method of power implementation. 
• Enabler for Tomorrow’s Weapons: Next generation pulsed and high power 
weapons systems due to increased load sharing between all shipboard systems. 
 
The Office of Naval Research (ONR) is working with industry to produce one 
electronics package, the Power Electronics Building Block (PEBB), that will convert ac 
to dc, buck and/or boost dc to dc, convert ac from one frequency to another, and invert dc 
back to ac. PEBBs are pre-engineered, pre-tested, “plug and play” building blocks for 
high power controllers that are made multifunctional through software programmed 
controllers (Fig. 4) [4, 7]. 
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Figure 4.   Power Electronics Building Blocks [From Ref. 4] 
 
The use of PEBB technology utilizes the same principles of modularity and 
design which have allowed remarkable advances in the telecommunications and 
computer industries. The modules will be microprocessor controlled and will sense 
adjacent power system components to control and protect the module and the equipment 
on the bus.  The PEBB concept will create a set standard in building block layouts, power 
conversion components and inter connecting bus-works.  These standards will in turn 
enable the following [7]: technology insertion and upgrades via standard interfaces, 
reduced maintenance via “plug and play” modules, reduced cost due to increased product 
development efficiencies, reduced time to market, reduced commissioning costs, reduced 
design and development risks, and increased competition in critical technologies. PEBB 
implementation is the enabling technology for the IPS architecture desired for future 
combatants to allow a more robust and survivable system due to increased power source 
redundancy and multi-path power supply for all loads (Fig. 5) [8].  The advent of more 
reliable electronic power conversion components, in the form of PEBBs, makes the 
electric ship possible today. 
 
Critical technologies required to enable the electric ship are: 
• Improved energy storage devices (batteries, fuel cells, flywheels, super-
capacitors, etc.) 
• High power density propulsion motors, and 
• High fidelity and high power conversion modules. 
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Figure 5.   Advanced Electric Propulsion System [From Ref 8] 
 
The commercial sector is driving the technology as the latest cargo vessel designs 
are built using IPS.  The lure of vessel life-cycle savings (through savings in fuel 
consumption, manpower reduction, maintenance reduction, etc.) and increased platform 
time-on-task (or more precisely, less time in refit/overhaul) makes this new technology 
extremely attractive.  From the Navy’s perspective, the downside is that the pool of 
knowledge for legacy mechanical drive systems is becoming increasingly scarce and 
prohibitively expensive. The Navy not only finds itself needing IPS to enable the next-
generation electromagnetic weapons systems and high power sensors, but it needs the 
technology to ensure that premier weapons platforms are affordable in the future.  
Ironically, the same motivations that drove ship designers to choose turbo-electric drive 
sixty years ago are forcing the same design decisions today. IPS will be the key that 
unlocks propulsion power for multi-Megawatt aircraft launch systems, weapons and 
sensors in an affordable way. 
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B. RESEARCH GOALS 
This thesis will continue the research conducted previously on the hybrid inverter 
system [4, 5].  This inverter topology is a candidate to convert dc to the necessary ac 
power for a propulsion motor in the 40-50 MW range.  The hybrid system investigated 
consists of a bulk six-step (180 D ) voltage-source inverter (VSI) and a high-fidelity 
hysteresis controlled current-source inverter (CSI) which acts as an active filter for the 
bulk inverter. The goals of this thesis are to: 
• Simplify the six-step inverter controller design for the VSI. Provide variable 
operational frequency capability. 
• Modify the Hysteresis controller to provide a control signal delay. This allows the 
IGBT driver cards to power up before they receive gating signals. 
• Design a circuit to extract a reference sine wave which is phase-locked to the 
system output frequency. Ultimately this design will allow variable frequency 
operation of the system. 
• Utilize commercially available Semikron PEBB as the power section for both the 
VSI and the CSI. 
• Develop equations and optimize hysteresis bandwidth to produce the best (highest 
quality) output current in order to meet or exceed IEEE Standard 519 (1999) 
requirements for three-phase half-bridge inverters. Total Harmonic Distortion 
(THD) of 2.5% or better desired. 
• Model the system using SIMULINK to provide proof of concept. 
• Couple the bulk six-step inverter and the hysteresis controlled inverter to create a 
hybrid parallel inverter system. 
• Test the hybrid system to determine the optimal operating set-point.  Increase the 
power output of the system. 
Successful testing of the improved hybrid hysteresis inverter will validate the 




Both inverters used in References 9 and 10 were replaced with commercially 
available 20 kVA Semikron IGBT PEBBs.  They have three half-bridges rated at 
50A/1200V and an IGBT/diode brake for protection.  The unit is able to produce its own 
dc bus using an installed, uncontrollable three-phase diode rectifier module.  The 
Semikron SKHI 22B drivers were used to gate the half-bridges. The bulk controller was 
replaced with a shift register driven six-state machine.  The bulk inverter currents for all 
three phases were measured using Hall-effect sensors and passed through a low-pass 
filter and a phase correcting all-pass filter to create the hysteresis reference waveforms.  
These waveforms were passed to the modified hysteresis controller based on the circuit 
constructed in Reference 9.  Finally the hybrid inverter was constructed and tested to 
determine the operational efficacy of the new layout and redesigned controllers. 
 
D. THESIS ORGANIZATION 
Chapter I is an overview of the research effort and the layout of the thesis. 
Chapter II is a brief overview of the theory behind the designed components and a 
review of the mathematical theory behind the various hybrid inverter components.  
Significant areas covered are:  half-bridge inverter theory, six-step controller theory, 
hysteresis controller theory, and the hybrid inverter theory. 
Chapter III presents the design and construction of the Parallel Connected Hybrid 
Inverter bulk six-step and hysteresis controllers.  Specific circuit designs covered are: 
bulk-six-step controller, Hall-effect sensor circuit, hysteresis controller filter circuit, and 
the modified hysteresis circuit. 
Chapter IV presents the computer model and the simulation results 
Chapter V chronicles the experimental results from the lab built prototype. Circuit 
performance measures and limitations are provided and areas of improvement are listed 
to assist in future research efforts. 
Chapter VI provides conclusions, lessons learned, future research opportunities, 
and potential military applications.  
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The appendices provide pertinent computer code, circuit design calculations, 
relevant circuit schematics, and net lists for the circuits constructed in this lab. 
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II. BACKGROUND INFORMATION 
A. OVERVIEW 
This chapter provides background information on the major concepts explored in 
this research effort.  Specific topics of significance are: the ac drive system, the chosen 
three-phase inverter topology, the bulk six-step controlled VSI, the hysteresis controlled 
CSI, and parallel-connected hybrid inverters.   
 
B. AC DRIVE SYSTEM 
A representative ac drive system consists of three sections: ac-to-dc rectification, 
energy storage, and dc-to-ac conversion (Fig. 6).  A three-phase power generation device 
provides poly-phase ac power which is conditioned using ac-line filters and is provided to 
a rectifier unit to convert it into dc power. Figure 6 shows a 6-pulse controlled rectifier 
which will produce dc power with some harmonic content.  These harmonics can be 
removed using a 2-pole filter and a capacitor bank to damp the harmonic oscillations. By 
using higher pulse count (12-pulse or 24-pulse) rectifiers, the dc output has lower THD 
and requires less filtering.  SCR controlled-switch rectifiers allow the firing angle of the 
devices to be adjusted to match the load to improve the fidelity of the dc output again 
reducing the THD by dynamically matching the load.  
The dc bus can be augmented by battery banks, fuel cell stacks, solar cells, or 
other energy storage devices. The dc power is then converted back into a symmetrical ac 
output voltage of desired magnitude and frequency by the inverters, where it is delivered 
to the load. 
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Figure 6.   Three-Phase Inverter Powered RL Load [After Ref. 7]  
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C. THREE-PHASE BRIDGE INVERTER TOPOLOGY 
The basic electronic building block for any inverter is the half-bridge (Fig. 7). 
 
Figure 7.   Half-Bridge Inverter Topology [From Ref. 11] 
 
A half-bridge consists of two controllable switches that transform the dc source 
into a quasi-ac output due to the switching action of the two switches. Across each half-
bridge switch is a diode, placed in the reverse direction of the transistor current, to 
provide a free-wheeling path for inductive loads during switching transition. 
Additionally, two equal valued capacitors are connected in series across the dc voltage 
source with their junction located at the mid-potential point. The capacitors are 
sufficiently large, and the switching pattern is symmetrical, to keep the midpoint 
essentially constant (near ground in a floating system) with respect to both dc bus rails.  
Both switches (upper and lower) are never simultaneously ‘on’. Such an event would 
cause a ‘shoot-through’ condition, potentially destroying the switches [11]. 
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The fully controllable switches in the inverter should ideally display the following 
characteristics [11]: 
• Block large forward and reverse voltages with zero current leakage when 
switched off 
• Conduct  large currents (in one direction only) with zero voltage drop when 
switched on 
• Switch from the on state to the off state (and vice versa) instantaneously when 
gated 
• Display vanishingly small power requirements from control source to gate the 
switch 
In practice, there is a minute time period when the switch is transitioning from the on-
state to the off-state where both a voltage drop and current flow exist. Figure 8 illustrates 
a worse case scenario when a switching transient experiences near maximum values for 
both current and voltage. Actual device switching losses are present at a fraction of the 
worse case power loss. As the switching frequency increases and more transition states 
occur over a set time period there is a corresponding increase in the power loss of the 
switch [11]. This in effect lowers the power rating of the switch at higher switching 
frequency operation. Furthermore, in order to reduce the chance of inadvertent power 
losses, none of the semiconductor switches are ever intentionally operated in their active 
regions; they are either in the saturation region (on) or in the cut-off region (off) [12]. If 
the switch were to operate in the active region there would be a significant amount of 
power lost in the switch as a voltage drop and current flow would both exist in the device. 
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Figure 8.   Worst Case Power Loss Across a Switch [From Ref. 11] 
 
The choice of device to use as a switch is driven by the power required by the 
system and the switching speed required. MOSFET devices are easily controlled and are 
ideal for low power applications at higher switching frequencies. For electric drive 
applications they are unsuited for the high power outputs required. A comparison of the 
various power electronic devices available for medium to high power inverters is 
provided in Table 2. Practical fully controllable switches of interest to the Navy include 
the Insulated Gate Bipolar Transistor (IGBT), the Injection Enhanced Gate Transistor 
(IEGT), the Gate Turn-Off thyristor (GTO) and the Integrated Gate Commutated 
Thyristor (IGCT).  
The IGBT has become dominant in the power conversion industry and provides 
the best compromise between output power available and switching frequency. IGBTs do 
not have a blocking capability in the reverse direction which necessitates the use of a 
reversed-biased blocking diode placed in series but they do not require costly snubber 
circuits to operate. They are generally packaged in a half-bridge module to integrate 
electrical insulation and heating removal from the switches. Since its introduction into the 
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marketplace in the mid 1980’s, the IGBT has improved from a low-power device to a 
medium power one rated at up to 4500V and/or 1200A. IGBTs can be used for high 
power applications but they require series-connected multi-level topologies driven by 
complex controller strategies [11]. The next generation IGBT, the Injection Enhanced 
Gate Transistor (IEGT), has a very low on-state voltage and lower projected power losses 
than thyristor based devices. It has projected ratings of up to 4500 Volts and 4000 Amps 
and maintains the high switching speed of the IGBT. Devices rated at 6500 Volts are 
expected in the next few years [14]. The operational limits of the IEGT are approaching 
the ability to allow solid state conversion in the US market where 4150V systems are 
prevalent [13]. 
DEVICE: GTO IGCT IGBT IEGT 
Device Type Thyristor Based Devices Transistor Based Devices 
Efficiency Low Medium-High High High 
Gate Control Signal Current Current Voltage Voltage 
Gate Current 400-1000A 4000A < 1A < 1.5 A 
Voltage Rating High 6000V 4500V 4500V 
AC Voltage Limit 
(2/3 Voltage Rating) 
High 4000 V 3000 V 3000 V 
Current Rating 1000A 4500A 1200A 4000A 
Switching Losses High  Medium Low Low 
Snubber Parts Many None None Low 
Switching Speed Low Medium High High 
Table 2. Power Device Comparison [Refs. 13 and 14] 
 
GTOs have the slowest rated device switching times but provide the highest 
power out capability.  They are the best choice for extremely high power applications. 
The trade-off in their use is the complexity of the gate driver circuitry required and the 
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snubber circuit necessary to effectively use it. Designed to have both gate-controlled 
turn-on and turn-off capability, the GTO turns-on in a fully conducting mode with a low 
forward voltage drop, and turns-off when a turn-off pulse is applied to the gate. Snubber 
circuits are designed to prevent three things: full current from going through the device 
until the device is fully on, large over-voltages during turn-off (and reduce voltage 
changes that may retrigger the device), and alter the switching waveforms to minimize 
the chance of full voltage and full current at the same time in the device. Snubbers 
generally add to the complexity and the cost of the switch control and protection 
circuitry. Next generation thyristor-type devices provide the high power output without 
the associated bulky gate drivers, slow turn-off, and costly snubbers.  The IGCT is 
basically a GTO with hard turn off and high gate power requirement to switch [11].  
IGCTs do not require snubbers and display lower on-state losses than the GTO. Thyristor 
based devices are disadvantageous in that they require large current impulses to trigger 
them which equates to a larger, albeit momentary, power losses in the system. 
 For poly-phase systems the half-bridge count will equal the number of phases. 
This is the topology of the Semikron IGBT-based prototype PEBB used in this thesis to 
demonstrate the parallel connected hybrid inverters. The three-phase bridge inverter 
consists of three half-bridges connected in parallel (Fig. 9) and a chop transistor and 
diode pair. This feature will not be used. The dc-ac inverter receives conditioned dc 
power ( dcV ) produced by an uncontrolled diode bridge rectifier. This input is applied 
across the two in-series 1100 micro Farad damping capacitors (labeled C1 and C2) which 
help provide the stabilized mid-potential point. Note the numbering of the six 
controllable switches, labeled S1-S6. This numbering sequence shall be followed 
throughout this thesis. 
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Figure 9.   Semikron PEBB  
 
D. SIX-STEP CONTROLLED VOLTAGE-SOURCE INVERTER 
One of the simplest switching control methods used to trigger the switches in the 
three-phase bridge inverter is the six-step switching scheme (also called 180 D  voltage-
source operation or square-wave switching).  In this scheme each switch in the inverter is 
on for one-half cycle (180 D ) of the desired output frequency [11].  The switches (Fig. 10) 
follow a three-phase cyclic pattern as shown in Table 3. There is a switching event every 
60 D  for the six-step controller strategy as illustrated in Figure 11. 
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Wave portion Interval Switches Closed Gate Signals 
Positive Half 0 D  to 60 D  T1 closed at 0 D  S1-S4-S5 
Negative Half 60 D  to 120 D  T6 closed 180 D after T5 S1-S4-S6 
Positive Half 120 D  to 180 D  T3 closed 120 D after T1 S1-S3-S6 
Negative Half 180 D  to 240 D  T2 closed 180 D after T1 S2-S3-S6 
Positive Half 240 D  to 300 D  T5 closed 120 D after T3 S2-S3-S5 
Negative Half 300 D  to 360 D  T4 closed 180 D after T3 S2-S4-S5 









dcV =100 V INTERVAL 
VOLTAGE 0 D -60 D  60 D -120 D 120 D -180 D 180 D -240 D 240 D -300 D  300 D -360 D
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V ab  dcV  dcV  0 dcV−  dcV−  0 
V bc  dcV−  0 dcV  dcV  0 dcV−  
V ca  0 dcV−  dcV−  0 dcV  dcV  
Table 4. Line-to-Neutral and Line-to-Line Voltages for the Six-step Inverter [After Ref 11] 
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The resultant output line-to-line voltages and line-to-neutral voltages are provided 
in Table 4 and illustrated in Figures 12 and 13. The line-to-neutral voltages demonstrate 
that the three-phase switching scheme provides a more sinusoidal output than one full-
bridge square-wave inverter alone.   
 
Figure 12.   Six-step Inverter Line-to-Neutral Voltages 
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Figure 13.   Six-step Inverter Line-to-Line Voltages  
 
The line-to-neutral voltage, V an , may be represented by the Fourier series [12]: 
k 1 k
an dc c dc c c
k 1
2 2 ( 1) ( 1)V  = V cos( ) V cos((6k 1) ) cos((6k 1) )
6k 1 6k 1
θ θ θπ π
+∞
=
⎛ ⎞ ⎛ ⎞− −+ − + +⎜ ⎟ ⎜ ⎟− +⎝ ⎠ ⎝ ⎠∑  (2.1) 
where dcV is the dc bus voltage, and cθ is the converter angle. The line-to-neutral current, 
I an , can be calculated for each harmonic value of V an by the following equation: 
 anan
VI  = 
Z
 (2.2) 
where Z is the complex ac load impedance for each harmonic frequency. Z is given by: 
 Z  = R + jk Lω  (2.3) 
where R is the load resistance, L is the load inductance, and k is the harmonic. 
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Figure 14 shows the first twenty-one harmonics of I an obtained by these equations. All 
even harmonics are non-existent and the all odd harmonics which are multiples of three 
are suppressed.  The effect of these harmonics on the current waveform is shown in 
Figure 15.  Because of the harmonic content, the power delivered to the three-phase load 
is not constant. This implies that the power into the converter and hence the dc current 
into the converter is not constant [12].    
 




Figure 15.   Phase A Line-to-Neutral Current 
 
THD is given by [11]: 




k  1 1
I




× ∑ . (2.4) 
A numerical analysis of the six-step inverter current THD versus displacement power 
factor illustrates that for a purely inductive load (DPF nearly zero) the THD will be 
5.67%.  For a purely resistive load (DPF = 1) the THD will be 28.43%. A 0.8 DPF 
correlates with a current THD for the system of about 9.03% (Fig. 16). Figure 16 
demonstrates the relationship between DPF and THD for a 60 Hz system where the 
system impedance is unity and the resistance is equal to the DPF. The tabulated results 
used to create this plot are provided in Appendix B. Using the experimental inductive 
load of DPF = 0.763 at 60 Hz, the calculated theoretical value of the current THD for the 



















Figure 16.   Current THD (%) versus Load DPF 
 
The principal advantage of using the six-step control method is the simplicity of 
control strategy. The frequency of the output can be varied by simply changing the 
controller frequency which times the gate signals.  Another advantage is that the 
amplitude of the fundamental generated with the six-step inverter is the largest value that 
can be obtained using the three-phase bridge inverter topology [12]. 
One disadvantage of this control strategy is that there is considerable harmonic 
content in the output which can significantly lower circuit efficiency.  This manifests 
itself as torque pulsations in motors, tripped circuit breakers, flickering lighting and 
overheating in magnetic windings due to high frequency core losses which contribute to 
the net system efficiency loss. Another disadvantage is that the amplitude of the output 
can only be controlled by adjusting the amplitude of the dc source. 
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E. HYSTERESIS CONTROLLED CURRENT-SOURCE INVERTER 
A hysteresis controlled CSI converts a dc voltage source into an ac current source. 
The controller is a direct large-signal device that utilizes upper and lower limits to direct 
switching signals. The switching boundaries are defined in terms of only one of the 
system’s state space variables: the inductive current. The load current is controlled within 
a narrow tolerance band ( h2×∆ ) based on a given sinusoidal reference value ( refI ) for 
each phase. The hysteresis controller takes ( refI ) and adds a small error tolerance, a preset 
deviation ( h∆ ), to it to generate the upper limit. The lower limit is generated by 
subtracting h∆ from refI . The output current ( oI ) is then compared to this tolerance band 
(Fig. 17) [12]. 
 
Figure 17.   Hysteresis Controller (showing one phase only) 
 
Because only one state variable is used and both upper and lower limits are 
specified, dead-band space is provided between the two bands to ensure that ‘chatter’ 
(infinite switching speed) does not occur. If the output tries to go above the upper bound 
then the controller switches the lower switch in the bridge on to apply the negative rail 
voltage of the dc bus and drive the current back into the band.  If the output tries to go 
below the lower bound the controller switches the upper switch in the bridge on to apply 
the positive rail of the dc bus and drive the current upward back into the band. If the 
output is within both boundaries the switch positions (upper and lower) remain 
unchanged (Fig. 18) [11, 12]. 
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Figure 18.   Hysteresis Bands (4% ripple) 
 
Table 5 demonstrates the logic behind the hysteresis controller for each of the 
three-phases and switching states of the bridge inverter switches. 
 
LOGIC SWITCH SWITCH POSITIONS 
oa refa hi   i  ≤ − ∆  dc
ag
VSet V  = 
2
 
T1 is ON and T2 is OFF 
refa h oa refa hi    i   i  − ∆ ≤ ≤ + ∆  No Change Unchanged 
oa refa hi   i  ≥ + ∆  dc
ag
VSet V  = 
2
−  T2 is ON and T1 is OFF 
ob refb hi   i  ≤ − ∆  dc
bg
VSet V  = 
2
 
T3 is ON and T4 is OFF 
refb h ob refb hi    i   i  − ∆ ≤ ≤ + ∆ No Change Unchanged 
ob refb hi   i  ≥ + ∆  dc
bg
VSet V  = 
2
−  T4 is ON and T3 is OFF 
oc refc hi   i  ≤ − ∆  dc
cg
VSet V  = 
2
 
T5 is ON and T6 is OFF 
refc h oc refc hi    i   i  − ∆ ≤ ≤ + ∆  No Change Unchanged 
oc refc hi   i  ≥ + ∆  dc
cg
VSet V  = 
2
−  T6 is ON and T5 is OFF 
Table 5. Hysteresis Controller Logic 
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The instantaneous single phase switching frequency can be predicted by using the 
following equation (derivation of this equation is presented in Appendix B): 
 
( )2 2 2 2dc max refa
s
t h dc
V   4R I  I
f  = 
8L V
− −
∆ , (2.5) 
where, dcV is the dc bus voltage, maxI is the maximum reference current amplitude, refaI is 
the reference current signal, tL  is the load inductance, and h∆ is the constant valued 
offset used to create the tolerance band. The reference offset ( h∆ ) is exactly one-half of 
the tolerance bandwidth. 
 Equation (2.5) accounts for the four factors that determine the hysteresis 
switching frequency: dc bus voltage, back emf, load inductance, and tolerance 
bandwidth. The switching frequency will be the fastest when the reference current 
reaches a maxima or minima value and will be the slowest when the reference is zero. A 
larger resistive load will result in a larger switching frequency. A larger load inductance 
will result in a slower switching frequency.  The inductance cannot be zero or the 
switching frequency will become infinite.  The operating frequency of the hysteresis 
controller is variable and is inversely proportional to the width of the hysteresis band. 
This determines how fast the current changes from the upper band to the lower band and 
vice versa. Finally, the frequency varies directly with the difference of maxI and refaI . When 
the difference is zero the frequency is the highest, when it is equal to maxI , the frequency 
is the lowest. The maximum frequency occurred when refaI was at a maxima or a minima 




Figure 19.   Hysteresis Single Phase Switching 
 
 This frequency relationship is only valid for single phase operation. For polyphase 
hysteresis control an additional relationship exists between the phase current response 
and the switching action of the other phases. Switching events in the other phases affect 
the observed phase’s current which is not reflected in the equation. Equation 2.5 should, 
however, provide a good estimation of the switching frequency range expected. A 10% 
safety margin is added to the calculated single-phase maximum switching frequency 
ensure that the hysteresis controller does not ever surpass the maximum operational 
switching frequency of the PEBB which is 20 kHz. 
The attraction of the hysteresis inverter is that it allows the load dynamics to be 
ignored; however, there are some significant limitations on this topology. The first is that 
there is a limit on the range of currents that can actually be commanded. The maximum 
peak line-to-neutral voltage that can be controlled is dc
2 V
3
. The peak line-to-neutral must 
be less than this value if the commanded current is to be obtained. The peak line-to-line 
voltage must be lower than the peak line-to-line voltage the converter can achieve, which 
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is identical to dcV . This limit defines the steady-state range over which the currents can be 
expected to track and is more restrictive than the previously discussed limit [12]. 
 
F. PARALLEL CONNECTED HYBRID INVERTERS (PCHI) 
In order to maximize system efficiency and to improve power supply reliability, a 
hybrid inverter topology with a hysteresis controlled CSI placed in parallel with a six-
step controlled VSI.  The VSI will produce the maximum amplitude voltage available 
with the three-phase bridge inverter topology and the CSI will produce purely harmonic 
output at the levels required to cancel the non-fundamental frequency harmonic content 
of the VSI output. The result will be a filtered output current that contains minimal 
harmonic content. The parallel inverter topology also improves system reliability by 
providing redundant power to the load to ensure that motive force is available in the 
event that one inverter fails [9]. 
Figure 20 is a system diagram of the paralleled hybrid inverter system studied in 
the previous thesis effort [10]. The resultant hybrid current THD of 3.2% was an 
improvement over the raw six-step VSI current THD. There are several drawbacks in this 
controller design. The bulk controller was inefficient and complicated. It required three 
sine waves to be generated which were then digitized using comparators to create the six 
gating signals. The Wein-bridge oscillator used to generate the system operating 
frequency was complex and was unable to be readily tuned to a new system operating 




Figure 20.   Parallel Connected Hybrid Inverter System [From Ref. 10] 
 
 
Figure 21.   Revised Parallel-Connected Hybrid Inverter Control Strategy 
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For this thesis, a new control strategy will be used for the PCHI (Fig. 21).  In this 
architecture the dc bus is set to operate at a prescribed voltage level and the six-step 
(bulk) inverter independently provides the frequency reference for the system. The bulk 
six-step VSI controller produces six gating signals; each offset sixty degrees from each 
other, which are sent to a PEBB in the correct sequence to switch the IGBTs on and off. 
This generates the initial three-phase ac output voltage and current for the load. The 
hysteresis controller senses the output current of each phase and filters the resultant 
signal, with a manually adjustable filter, to produce the reference sine waves. Ultimately 
the filter will be phase locked to the desired system frequency and will have an 
automatically adjustable gain correction to ensure that the reference signal is both phase 
matched and amplitude matched to the bulk inverter output current. 
The hysteresis controller receives the reference signals and adjusts the reference 
by a preset tolerance amount. This produces the upper and lower limits for the tolerance 
band. The bandwidth is set to two percent of the output current amplitude.  The hysteresis 
controller then compares the unfiltered output current to the phase reference sine waves 
to produce six gate control signals. If the output current for a phase is at the upper limit of 
the tolerance band the lower IGBT in the half-bridge is gated on to reduce the current.  If 
the output current is at the lower limit then the upper IGBT is switched on to increase the 
current. The high fidelity hysteresis controlled PEBB will switch the IGBTs to produce 
an output which will cancel the harmonic content of the bulk six-step PEBB to create a 
nearly harmonic free three-phase output current. An added benefit of this strategy is that 
as the hysteresis-controlled CSI filters the output current, the reference waveform quality 
improves driving the system error to zero. The reference waveform is therefore 
conditioned twice; once by the filters and again by the hysteresis filtering of the load 
currents which results in a more finely tuned reference waveform. 
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Figure 23.   PCHI Harmonic Cancellation 
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The goal will be to have the hysteresis controlled inverter produce an output 
which will cancel the high harmonics of the six-step inverter while leaving the 
fundamental unaffected (Fig. 22). Thus the hysteresis inverter will act as an active filter 
and will cancel the harmonics present in equation 2.1, leaving only the fundamental 
component (Fig. 23). The outcomes of this improved control strategy are: to reduce the 
load current THD to 2.5% or better, to improve transient response time and, ultimately, to 
provide variable frequency operation. 
 
G. SUMMARY 
This chapter provided an overview of the major concepts that will be explored in 
this research effort. The next chapter will expand upon the foundation set to create a 
computer model and generate a circuit design to implement the hybrid parallel inverter 
control strategy and to create a low harmonic content current waveform.   
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III. HYBRID PARALLEL INVERTER CONTROLLER DESIGNS  
A. OVERVIEW 
To implement the improved control strategy discussed in the previous chapter, 
several circuits were designed and built in the lab. This chapter is a description of those 
circuits. Specific designs covered are the bulk six-step VSI controller and the hysteresis 
CSI controller. Circuit diagrams and parts-lists itemizing components used are provided 
in Appendix C. 
The use of the Semikron PEBB (see Fig. 9) simplified the controller design by 
providing integrated safety features to protect the switch and the circuit from damage.  
The four SKHI-22A IGBT drivers provide galvanic isolation between the power circuit 
and the control circuit. The drivers provide “shoot-through” protection utilizing 
simultaneous control of both IGBTs in one phase-leg through logic and set on-state signal 
dead-times. This inhibits the control signal of the complimentary switch until the other 
switch in the phase leg is completely off. Other protective features include short circuit 
protection, power supply under-voltage protection, and thermal protection.  The first two 
features provide an error signal and inhibit the control signals until the fault is cleared. 
There are sensors located in the heat sink which disable the PEBB before destructive 
temperatures occur in the unit. The brake chopper and the associated driver were not used 
for this research effort. 
The drivers require dc 15V  ± for power. This was provided to both PEBBs 
independent of the other control circuits to ensure that adequate power was available for 
switch control and protection. The control signals must be greater than 11.5 volts to turn-
on a switch and less than 6.5 volts for turn off. The maximum operational switching 
frequency is 20 kHz. The required voltage to power the installed cooling fan is 208 acV . 
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B. SIX-STEP CONTROLLER DESIGN 
The bulk controller was completely redesigned for this thesis. The controller 
designed in Reference 10 was complicated and difficult to tune. The system frequency 
could not readily be changed once it was set. Instead of digitizing three sine-wave 
references to generate the six gate signals, a digital six-state token ring counter was used 
to generate six signals every one-sixth of a period. A block diagram of the controller is 
shown below (Fig. 24). 
 
Figure 24.   Bulk Six-step Controller Block Diagram 
 
The controller is powered by 24Vdc. The necessary dc15V  and dc 5V  levels 
required to power the ICs were generated using one LM7805 chip and one LM7815 chip. 
Both chips were installed using the circuit recommended in the datasheet. 
The VSI controller was built around a simple sequential-logic six-state machine: 
the three-bit, self-correcting Johnson (Token Ring) Counter (Fig. 25) [19]. A 74194 shift 
register was set up as a shift-left device. The output states and the desired switching 
sequence are provided in Table 6. Register QA (pin 15) was not used for the controller.  
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Figure 25.   Self-Correcting Three State Johnson Counter [After Ref. 19] 
 
STATE QD QC QB QA INTERVAL NOTES 
 A C! B n/a  Phases 
A 1 0 0 X 0   60−D D  QA Register not used 
B 1 1 0 X 60   120−D D   
C 1 1 1 X 120   180−D D   
D 0 1 1 X 180   240−D D   
E 0 0 1 X 240   300−D D   
F 0 0 0 X 300   360−D D   
       
Forbidden 1 0 1 0 X n/a Reset State 
Forbidden 2 1 0 1 X n/a Next State Resets 
Table 6. Self-Correcting Johnson Counter States 
 
A 10  s µ  turn-on delay was implemented to allow the gate drivers to fully power 
up before the gate signals were propagated. This was accomplished with a simple RC 
filter to provide a temporary low signal to pin 1. The output of the QD register (pin 12) 
was labeled phase A, which determined the assignment of the other two phases. State A 
was selected as the initialization state for convenience. When the output of the QB 
register (pin 14) shifted, the complement was inserted into the QD register at the next 
clock. If a forbidden state is detected by the NOR gate, the machine then reloads the 
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initialization state (A) within two clock cycles. This counter only produces three states, 
each offset by 60 degrees. To create the six gate signals, an S-R latch was used where the 
S input is the complement of R (Fig. 26). This produces the output signals for all six 
switches of the PEBB. The signals produced by this circuit are presented in Table 7. 
 
Figure 26.   Gate Signal Generator Circuit (one phase only) 
 
STATE A A! C! C B B! INTERVAL 
 Phase A Phase C Phase B  
 S1 S2 S6 S5 S3 S4  
A 1 0 0 1 0 1 0   60−D D  
B 1 0 1 0 0 1 60   120−D D  
C 1 0 1 0 1 0 120   180−D D  
D 0 1 1 0 1 0 180   240−D D  
E 0 1 0 1 1 0 240   300−D D  
F 0 1 0 1 0 1 300   360−D D  
Table 7. Six-State Machine Outputs 
 
The outputs are now a representation of the six signals required for the six-state 
inverter and the switching sequence follows the desired pattern S1-S6-S3-S2-S5-S4 (see 
Fig. 11). The cascaded 7404/7405 inverters and the pull-up resistors were used to convert 
the 5V outputs produced by the counter to the 15V required by the gate drivers. 
The relationship between the output frequency and the clock frequency is given 
by: 
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 clk o= 2nf f , (2.6) 
where n is the number of bits in the counter, clkf  is the clock frequency and of is the 
output frequency for each signal. An output frequency of 60 Hz requires a clock 
frequency of 360 Hz. 
A simple 555 timer circuit was constructed to produce the system clock (Fig. 27). 
The basis for this design was the astable circuit furnished in the datasheet [15].  
 
Figure 27.   Bulk Controller Clock Circuit 
 





(R  + 2R )C
f , (2.7) 
where the resistor and capacitor values correspond to the positions indicated in Figure 26. 
The values for 1 C and 1 R  were chosen to be 1 F µ and 1 k  Ω respectively. To achieve 
the required clock frequency of 360 Hz, 2R needed to be 200 kΩ . 
By replacing the  200 k  Ω resistor with a combination of 510  Ω in series with 
a 1 MΩ potentiometer, a variable frequency oscillator can be realized with a range of 7-
7000 Hz. This will generate an associated system frequency of approximately 1-1000 Hz. 
For this thesis, the clock frequency is set at 360 Hz to produce a 60 Hz system. 
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C. HYSTERESIS CONTROLLER 
The hysteresis controller was designed around the circuit built and tested in Reference 9 
(Fig. 28). The logic of the associated S-R latch is provided in Table 8. Several 
modifications were necessary to make it compatible with the PEBB. A Hall-Effect Sensor 
(HES) circuit (with gain-balancing amplifiers) and a filter were coupled with the 
hysteresis circuit to create the entire controller (Fig. 29). The output of the comparators 
cannot ever produce the SR latch forbidden state as it is physically impossible for the 
output signal to be simultaneously above and below the tolerance band. 
 
Figure 28.   Hysteresis Controller Circuit (One Phase) [From Ref. 9] 
 
LOGIC S R Q Q! NOTES 
oi in the band 0 0 Last Q Last Q! No gate signal change. 
o ref hi   i  ≥ + ∆  0 1 0 1 S2 gate signal (Phase A) 
o ref hi   i  ≤ − ∆  1 0 1 0 S1 gate signal (Phase A) 
Impossible 1 1 X X Forbidden State for SR latch 
Table 8. S-R Latch Logic 
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Figure 29.   Hysteresis Controller Block Diagram 
 
1. Hysteresis Controller Redesign 
Several modifications were required to allow the controller to drive the PEBB 
(Fig. 30). The pull up voltage was increased to 15V and the pull up resistors to30 kΩ  in 
order to provide the correct gate control signal voltage. A second S-R latch coupled with 
a 100 kHz RC filter was added to enable the first latch to allow the PEBB gate drivers to 
power-up completely before receiving gate control signals. The delay produced was 
 1 ms (100 times greater than the bulk controller delay), which allowed the bulk inverter 
to produce a waveform. This, in turn, ensured that a valid reference was received by the 
hysteresis controller at start-up. The necessary start-up delay for the PEBB gate drivers 
was also guaranteed with this set-up. The logic for the enable circuit is shown in Table 9. 
Finally, the four LM318 op-amps used in Reference 9 were replaced with one LM324 





Figure 30.   Modified Hysteresis Circuit (one phase only) 
 
S R EN Q Q! NOTES 
0 0 0 Last Q Last Q! No gate signal change 
0 1 0 0 1 S2 gate signal (Phase A) 
1 0 0 1 0 S1 gate signal (Phase A) 
0 0 1 0 0 
0 1 1 0 0 
1 0 1 0 0 
10 sµ Power-up Delay/Reset 
Table 9. S-R Latch with Enable 
 
2. Hall-Effect Sensor (HES) Module  
The current detection circuit designed to obtain the output current feedback signal 
and the reference sine wave for the hysteresis circuit was built using three FW Bell CLN-
50 HES (Fig. 31). The circuit is identical to the one recommended in the datasheet. A 
dual-output dc-dc converter was used to convert 24 dcV to dc15 V± to power the circuit. 
 
Figure 31.   Hall Effect Sensor Circuit 
43 
3. Filter Assembly 
A low-pass filter assembly was needed to extract the fundamental frequency from 
the higher order harmonics in the load current obtained by the Hall-effect sensors. The 
topology used is shown below (Fig. 32).  The outputs from the HES were balanced using 
an amplifier and the conditioned output was sent to the hysteresis controller and the low-
pass filter. The LM324 op-amps had a 10 s µ delay which is negligible for a 60 Hz 
system frequency. The low-pass filter smoothed out the current waveform to create the 
hysteresis reference and a cascaded all-pass filter and amplifier circuit were used to 
correct the post filtering gain and phase shifts. 
 
Figure 32.   Filter Block Diagram 
 
The HES amplifier circuit was designed using two simple inverting op-amp 
circuits to manually equalize the outputs of the three phases (Fig. 33). A switch allowed 
this stage to be excluded from the system for test purposes. 
 
Figure 33.   HES Equalization and Amplification Stage 
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The filter design uses the generalized impedance converter (GIC) bi-quad filter 
(Fig. 34). The GIC is a universal filter that can be modified to produce any filter type by 
inserting resistors and/or capacitors into the circuit where required (Table 10). The 
advantage of using a GIC is that it has a simple design, has low sensitivity to impedance 
value variations and has a maximally flat response. The main disadvantage is that the 
filter can only be optimized for a limited frequency range, and is unsuitable for variable 
frequency operation.  
 
Figure 34.   The Generalized Impedance Converter (GIC) [From Ref. 18] 
 
 
FILTER Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 OUTPUT 
NODE 
LP G Y Y+B G G 0 0 G T2 
HP G G Y G 0 G Y B T1 
BP G G Y G 0 G B Y T1 
Notch G G Y G G 0 Y B T2 
AP G G Y G G 0 Y B T1 
 
p




Table 10. GIC Filter Design Implementation 
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The transfer functions for this filter are [18]: 
 1 4 5 3 7 2 6 3 5 81
1 4 5 6 2 3 7 8
Y Y Y  + Y Y (Y +Y )  Y Y YT  = 
Y Y (Y +Y ) + Y Y (Y +Y )
− ; (2.8) 
and 1 4 5 1 5 8 2 3 7 1 6 72
1 4 5 6 2 3 7 8
Y Y Y  + Y Y Y  + Y Y Y   Y Y YT  = 
Y Y (Y +Y ) + Y Y (Y +Y )
− . (2.9) 
Because the system frequency was so low, the op-amps were assumed to be ideal in all 
calculations. An analysis of the system using the non-ideal op-amp equations would be 
necessary for system frequencies higher than 2 kHz. A derivation of the non-ideal 
transfer functions for the GIC is provided in Appendix B. 
 To design a second-order Butterworth Low-pass Filter (LPF), the quality 
factor, p Q , was set to
1
2
. A capacitance of 1 Fµ was chosen to scale the resistors 






Q   1 12  = 
Q RC
fω π ⎛ ⎞− ⎛ ⎞= ⎜ ⎟⎜ ⎟⎜ ⎟⎝ ⎠⎝ ⎠
. (2.10) 
Since the output current is expected to contain fifth harmonic and higher 
component values, a cutoff frequency of slightly less than the fifth harmonic, 250 Hz, 
was chosen. Solving the equation, the resistance required is 989 Ω . The closest standard 
resistor value of  1 k  Ω was selected to provide a close approximation of the desired value 
and to simplify the design calculations. The configuration of the LPF is shown below 
(Fig. 35). The resistor values chosen for R5 and R1 produce a quality factor of 0.707R 
which ensures a Butterworth response. As Table 10 indicates, Equation 3.4 is the transfer 




Figure 35.   The Low-pass Filter Circuit 
 
The frequency response of this filter was simulated in MATLAB using the 
transfer function for the LPF: 
 ( ) ( )2 6 2 3
2T  = 
1*10 s  + 1.414*10 s + 1− −
 (2.11) 
The frequency response of this system is shown in Figure 36. The blue lines 
represent the ideal op-amp performance; the green lines represent the non-ideal case. The 
system frequency responses are nearly identical for frequencies below 2 kHz. 
Frequencies greater than 2 kHz require that a non-ideal op-amp analysis be used to 
perform frequency response analysis. The MATLAB code used to perform the filter 
analysis is given in Appendix A and the derivation of the non-ideal case is presented in 
Appendix B. The calculated phase shift is -31.9 degrees and the gain is 5.92 dB at a 
system frequency of 60 Hz. The filter roll-off frequency is 180 Hz and the maximum 
operational frequency for this filter is 195 Hz. 
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Figure 36.   Low-pass Filter Bode Plot 
 
To phase-correct and gain-correct the output of the LPF, an all-pass filter (APF) 
and an amplifier were cascaded in series. The design for the APF was identical to the one 
used in Reference 10 (Fig. 37) [19]. 
 
Figure 37.   All-Pass Filter Design (Lead Configuration) 
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To correct the LPF output, the APF output needs to lead the input by 31.9 
degrees. The equation used to determine the resistor and capacitor values required to 
implement this shift is [19] (calculation provided in Appendix B): 
 ( ) ( )1 = 32  = 180   2tan RCθ ω ω−−D D . (2.12) 
A 1 F µ capacitor was chosen for this filter. For a system radian 
frequency rad 377 
s
, a 9.281  k  Ω resistor is needed between pin three of the op-amp and 
ground. A voltage divider using a 2 kΩ  potentiometer in series with an 8.3 kOhm resistor 
and a 150 Ohm resistor was used in the circuit to provide exact phase matching with the 
LPF. This APF design is more frequency limiting than the LPF and sets the optimum 
system frequency. The optimum operational frequency of the system is set at 60 Hz with 







sRC  1T  = ,
sRC + 1
or
s 9.281*10   1
T  = 




 To correct the effects of the LPF gain, a circuit was designed using two inverting 
op-amps (Fig. 38). 
 
Figure 38.   Gain Correction Circuit 
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 The first stage provides a gain correction range of 0.24 to 0.74 (nominal value 
0.50582). This allows the output to be precisely corrected. Since the amplifier inverts the 
input, a second inverting stage with unity gain is used to phase correct the output. 
To evaluate the frequency response of the entire filter system, the transfer 
functions of the LPF, APF, and Gain Correction stages were multiplied together. 
 SYS 2 APFT  = G*T *T  (2.14) 
where G is the nominal gain of the gain-correction circuit (G = 0.50582). The total 
system transfer function: 
 
( )
( ) ( ) ( )
3
SYS 9 3 5 2 2
9.281*10 s  1
T  = 





The frequency response of this system shows that the gain is near unity and the 
phase shift is near zero at 60 Hz (Fig. 39). 
 
Figure 39.   Filter System Bode Plot 
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D. SUMMARY 
This chapter provided the designs used to implement the bulk six-step and the 
hysteresis controllers. Specific designs covered were: the bulk six-step controller, the 
Hall Effect sensor circuit, the filter circuit, and the modified hysteresis circuit. The 
controller design for this thesis produces a 60 Hz output of the bulk controller and 
generates a manually adjustable phase and gain correction to tune the reference waveform 
for the hysteresis controller. 
The ideal bulk controller would allow variable system frequencies. The ideal 
hysteresis controller would sense the system frequency and automatically adjust the gain 
and phase correction of the reference waveform to match the load current. The use of a 
Field Programmable Gate Array (FPGA) or a Programmable Logic Device (PLD) would 
simplify the construction of the controllers and provide the frequency independence 




IV. COMPUTER MODEL AND SIMULATION 
A. OVERVIEW  
This chapter describes the model created to simulate the PCHI system in 
SIMULINK. The results will baseline the expected system performance. Specific topics 
of discussion include: a simulation system overview, the three-phase half-bridge inverter 
model, the system load model, the bulk six-step controller model and the hysteresis 
controller model.   
Certain assumptions are made to simplify the model.  First, the system’s three-
phase load is linear and balanced. Further, the model is temperature independent, which 
is to say there will be no time-variance in the output due to system heating or cooling.  
The IGBTs as modeled are assumed to act as ideal switches with no switching delays, no 
current leakages, or no voltage drops. No resistive losses other than those associated with 
the load were considered in this model. The start-up delays for both controllers were also 
not implemented in the model. Even with these assumptions, the model is quite accurate, 
due to the small effect the errors have on the simulation results. 
Figure 40 illustrates the PCHI SIMULINK model.  The calculations used in it will 
be presented for the three-phase half-bridge inverter, the six-step controlled inverter and 
the hysteresis controlled inverter.  It consists of the following major component modules: 
a bulk six-step controller, a hysteresis controller, two Semikron PEBBs (a six-step 
controlled and a hysteresis controlled), the system load, and a dq0-reference frame 
analysis module. Each component will be described in detail in the next sections. 
The system inputs were called when the model was run.  Specific system inputs 
provided were the simulation run time, the dc bus voltage (rail-to-rail), the system 
frequency, the bandwidth, the load inductances and resistances, and the six-step 
controller pulse phase delays.  The values used to model the lab system are provided in 
Table 11. After the simulation, the various performance parameters saved in the 
MATLAB workspace were plotted versus time to analyze the system performance. All 




Figure 40.   SIMULINK Model of the Parallel-Connected Hybrid Inverter System 
 
CONSTANT VALUE 
Start Time (t_start) 0 seconds 
Stop Time (t_stop) 0.25 seconds 
DC Bus Voltage (Vdc) 100 Volts 
System Frequency (f_c) 60 Hertz 










Delta h (hysteresis tolerance half bandwidth) (delta_h) 0.05 
Coupling Inductor Inductance (L_c) 2.5 mH 
Coupling Inductor Resistance (worst case value expected) (R_c) 25 mΩ  
Load Inductance (L_l) 20 mH 
Load Resistance (R-l) 10 Ω  
Harmonics Calculation Index (n) 21 
Table 11. SIMULINK Model Input Values 
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B. SEMIKRON IGBT BASED PEBB MODELS  
Both PEBB modules are identical in operation. The model utilizes six binary 
position switches to simulate the three IGBT half-bridges (Fig. 41). The six switch 
positions are driven by the gate control signals provided by the two different controllers. 
At no time are both the upper and lower switches on at the same time. 
 
Figure 41.   Bulk Six-step Controlled PEBB Module 
 
The single-phase line-to-ground voltages of the three legs are shown as 
ag bgv , v , and cgv , and the line-to-neutral voltages of the three phases are 
designated an bn cnv , v , and v . The line-to-ground voltages are referenced from the midpoint 
of the IGBT half-bridge for each phase to the mid-potential point between the capacitors. 
The line-to-neutral voltages are referenced from the mid-point of the IGBT half-bridge to 
the center of the wye-connected load. Once all of the line-to-ground voltages are found, 





v  = v   v
v  = v   v






Because the system is wye-connected then the relationship between the line-to-neutral 





v  = v  + v
v  = v  + v
v  = v  + v
 (4.2) 
where 
 ( ) ( )ng ag bg cg an bn cn1 1v  = v  + v  + v   v  + v  + v3 3− . (4.3) 
The term 0sv  is the zero-sequence voltage which is identically equal to zero for ideally 
balanced loads. It can be calculated by [12]: 
 ( )an bn cn 0s1 v  + v  + v  = v3 . (4.4) 
By removing the zero sequence term from equation (4.3) and solving for the line-to-
neutral voltages the following results are obtained [12]: 
 
an ag bg cg
bn bg ag cg
cn cg ag bg
2 1 1v  = v   v   v
3 3 3
2 1 1v  = v   v   v
3 3 3
2 1 1v  = v   v   v
3 3 3
⎡ ⎤− −⎢ ⎥⎣ ⎦
⎡ ⎤− −⎢ ⎥⎣ ⎦
⎡ ⎤− −⎢ ⎥⎣ ⎦ .
 (4.5) 
These calculations form the basis of the PEBB model voltage outputs. All of the 
inductors in the model are interconnected, but only the currents through the coupling 
inductors are used to produce the state variables for the circuit analysis. In the model all 
of the coupling inductors are identical and are modeled as a series LR load. All output 
values were sent to the workspace as arrays. A time reference vector was generated to 
ensure that all output vector lengths were identical for plotting purposes. 
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The following Kirchhoff’s Voltage Law (KVL) equations are used for the 
network [21]: 
 ( ) ( )agh c anh c anh l anh anb l anh anb ngd dV  + L i  + R i + L i  + i   R i  + i  + V  = 0dt dt− +  (4.6) 
 ( ) ( )bgh c bnh c bnh l bnh bnb l bnh bnb ngd dV  + L i  + R i  + L i  + i   R i  + i  + V  = 0dt dt− +  (4.7) 
 ( ) ( )cgh c cnh c cnh l cnh cnb l cnh cnb ngd dV  + L i  +  R i + L i  + i   R i  + i  + V  = 0dt dt− +  (4.8) 
 agh c anh c anh c anb c anb agb
d dV  + L i  R i  L i   R i  V  0
dt dt
− − − + =  (4.9) 
 bgh c bnh c bnh c bnb c bnb bgb
d dV  + L i  R i  L i   R i  V  0
dt dt
− − − + =  (4.10) 
 cgh c cnh c cnh c cnb c cnb cgb
d dV  + L i  R i  L i   R i  V  0
dt dt
− − − + =  (4.11) 
 ox xnh xnbi  = i  + i ,  x = a, b, or c.  (4.12) 
 All of the equations were split into component parts, bulk inverter and hysteresis 
inverter, to calculate the current of each inverter separately. The load current could then 
be determined by superposition. Ohm’s law is applied to each phase voltage using the 
impedance of the entire phase leg (Fig. 42) to produce the current waveforms from the 
PEBB voltages. 
 bb









Figure 42.    Load Module (Bulk Inverter Shown) 
 
C. BULK CONTROLLER MODEL 
 
 
Figure 43.   Bulk Six-Step Controller Model 
 
The bulk six-step controller (Fig. 43) was created using three pulse generators to 
produce the six gate control signals. The pulse generator parameters used were: unity 
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amplitude, pulse width of 50 (50% duty cycle), and time based. The period of the system 
(16.67 ms) was input to the model at start-up.  Phase B was given a delay of one-third of 
a period and Phase C was delayed two-thirds of a period for standard three-phase 
operations. Each pulse generator provided a phase signal and its complement to create the 
six gate signals. The signals (S1-S6) matched the expected results as defined in Table 3 
(Fig. 44). 
 
Figure 44.   Bulk Six-Step Gate Control Signals 
 
The resultant line-to-line voltages, line-to-neutral voltages and the current 
waveforms generated by the bulk six-step controlled PEBB also match the expected 
values tabulated in Table 4 (Figs. 45-47). 
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Figure 45.   Bulk Inverter Line-to-Line Voltages 
 




Figure 47.   Bulk Inverter Voltage (top) and Current (bottom) Waveforms  
 
All wave shapes obtained agree with published data for similar six-step controlled 
inverter systems [11]. The bulk model therefore provides a reliable simulation for the 
bulk inverter system. 
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D. HYSTERESIS CONTROLLER MODEL 
To simulate the hysteresis controller the load current for each phase was passed 
through an LPF, a gain correction, and an APF. The transfer functions used are those 
calculated in Chapter III while the gain used was the nominal value of 0.50582. The 
resultant reference waveform then had the selected tolerance band offset (0.05%) added 
and subtracted to it to produce the hysteresis band. The load current was then compared 
to the tolerance band to produce the gate control signals (Fig. 48).   
 
Figure 48.   Hysteresis Controller SIMULINK Model 
 
The hysteresis controller generated the gate control signals described in Table 5 
(Fig 49). The blue plots are for phase A (S1 and S2), the red plots for phase B (S3 and 
S4) and the green plots are for phase C (S5 and S6). Note that the gate control signals of 
the phase leg switches are complimentary (S2 is the complement of S1, S4 of S3 and S6 
of S5). The switching frequency of the hysteresis controller is noticeably variable. 
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Figure 49.   Hysteresis Controller Gate Control Signals 
 
In the three-phase system there is virtually no correlation between the reference 
waveform amplitude and the switching frequency observed (Fig. 50). Since the hysteresis 
inverter is not constructed of three isolated H-bridges, but rather of three inter-dependant 
half-bridges, a switching transition in one phase affects the current amplitude in the other 
two phases. This is called cross-phase interference. The random nature of the cross-phase 
interference makes modeling extrapolations from a single-phase system to a three-phase 
system next to impossible as was discovered in this thesis. 
 
Figure 50.   Switching Frequency Performance 
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It is, however, possible to estimate the limits of the switching frequency based on 
the single phase model. The maximum calculated switching frequency using the single-
phase switching frequency equation (Equation 2.5) is 11.1 kHz and the minimum 
frequency is 495 Hz. The maximum frequency expected for this system with the 10% 
margin of error added is 13 kHz, which is well within the frequency limits of the PEBB. 
The reference waveform obtained is a nearly ideal sinusoid (Fig. 51). The bulk 
current is shown in blue (distorted waveform), the gain corrected output of the LPF is 
shown in red (delayed sinusoid), and the APF output, the reference, is shown in green 
(phase corrected sinusoid). The hysteresis controller model provided the option of using 
the improved load current to generate a “double-filtered” reference signal. The reference 
waveform produced by the filtered hybrid load current shows marked improvement over 
initial filtered bulk current reference signal (Fig. 52). This models more precisely what is 
expected in the laboratory build prototype controller. 
 




Figure 52.   Reference Waveform Improvement due to Double Filtering. Left: Initial 
reference signal. Right: Final (improved) reference signal 
 
A representation of the three reference signals shows the three-phase reference 
system with the waveforms offset 120  D from each other (Fig. 53). The references for the 
hysteresis controller thus form the three-phase structure for creating the tolerance bands.  
 
Figure 53.   Three-phase Reference Waveforms: phase A (blue), phase B (red),  phase C 
(green) 
 
A B C 
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Figure 54 shows the output current waveforms for the three phases. The current 
stays within the tolerance bands as expected. The cross-phase interference effects are 
noticeable in the output. This further demonstrates that each phase is codependent on the 
other two. Distortion appears to be higher at the maxima and minima of the waveforms. 
 
Figure 54.   Three-phase Hysteresis Band Performance. Phase A (blue),                           
Phase B (red) and Phase C (green) 
 
The hysteresis inverter current generated by the feedback loop is of particular 
interest (Fig. 55). If the reference waveform gain correction and the phase correction are 
properly adjusted, there will be no fundamental frequency component in the generated 
waveform, only higher harmonics. The current waveform produced by the model 
demonstrates that there is little noticeable fundamental frequency in the current 
generated. The pattern repeats itself every 16.67 ms as expected. The amplitude of the 
hysteresis current should only be enough to cancel the harmonic content of the bulk 
inverter. This will be tested by superimposing the hysteresis current onto the bulk inverter 
current in the hybrid system model. 
B C A 
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Figure 55.   Hysteresis Inverter Voltage (top) and Current (bottom) Waveforms 
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E. THE SYSTEM OUTPUT 
Figure 56 provides a comparison of the bulk inverter outputs and the hysteresis 
inverter outputs. The goal of the PCHI scheme is to ensure that the superposition of the 
bulk and hysteresis inverter currents produce a nearly perfect sinusoidal output. The 
hysteresis inverter will therefore act as an active low-pass filter, effectively canceling the 
harmonics. 
 
Figure 56.   Bulk Inverter (top) and Hysteresis Inverter (bottom) waveform comparison 
 
A small amount of fundamental frequency is present in the hysteresis inverter 
current wave form. The fundamental has been minimized by manually adjusting the gain 
and phase-shift correction in the filter assembly.  This could easily be corrected with the 
use of a self-adjusting filter assembly. With the addition of automatic gain-control and 
automatic phase-correct circuitry, the fundamental content of the hysteresis inverter 
would be minimized. 
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Figure 57.   Load Voltage (top) and Current (bottom) Waveforms 
 
The resultant output demonstrates that the new control topology performs quite 
well in smoothing the load current (Fig. 57). The results of the hybrid controller 
demonstrate that the hysteresis controlled inverter actively filters the load current to 
produce a nearly ideal sinusoidal output. The voltage waveform likewise shows a 
smoother waveform than the bulk inverter alone. The hybrid system model results 
therefore validate the hysteresis inverter model and provide a reasonable baseline for the 
laboratory prototype tests. 
 
F. PARK’S TRANSFORM ANALYSIS OF SYSTEM 
The model was constructed to allow a system analysis in the dq0 reference frame. 
Although this is beyond the scope of this research effort, reference frame conversion 
made the calculations for the dc current into the system much simpler.  
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The Park’s transform is used to simplify the analysis of multi-phase systems. It 
reduces the complexity of the system and allows analysis of the system in various 
reference frames: stationary, arbitrary, or (in the case of rotating machines) rotary. The 
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The dq0 analysis block in Figure 40 uses this transformation to obtain the direct 
and quadrature components of the voltages and currents of both inverters individually and 
the load voltage and current. From the transformed load elements the average dc current 
into the system can then be calculated.  
By Kirchhoff’s current law (KCL) the total dc current into the bridge is given by 
the following [12]: 
 dc adc bdc cdcI  = i  + i  + i  (4.16) 
Since energy cannot be created in the system, and the power losses are assumed to 
be minimal in the model, the system power is given as [12]: 
 ( )dc dc od od oq oq3V I  = V I  + V I2⋅ ⋅ ⋅  (4.17) 
where od oq V  and V  are the direct and quadrature load voltages and od oq I  and I  are the 
direct and quadrature load currents. The dc current into the system can therefore be 
calculated by: 
 
( )od od oq oq
dc
dc





Figure 58 shows the plot of dc current versus time. Notice that the dc current to 
the PCHI is not constant over time. This agrees with the theory presented in Chapter II. 
The average value of the dc current is 2.95A for a 100V dc input. The average power 
used by the system is therefore 295W. 
 
Figure 58.   DC Current Calculated (average value 2.95A) 
 
The inverse transform is [12]: 
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It is used to convert the dq0 state variables back to the abc-reference frame. This 
transform was not incorporated in the simulation, but would be required if a dq0-
reference control strategy were used. Future research can investigate the use of a dq0 
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controller. The main disadvantage of the dq0 controller is that it will become much more 
complex in order to compute the diffeomorphic transformations required to implement it. 
 
G. SUMMARY 
This chapter presented the SIMULINK model used to evaluate the new control 
strategy. The outputs of the bulk controller matched the predicted values of Chapter II. 
The output of the hysteresis inverter produces a current waveform which precisely 
cancels the harmonic content of the bulk inverter. A quick harmonic check obtained by 
summing the currents of all three output phases shows that there is very little harmonic 
content in the output (Fig. 59). The computer model demonstrates the circuit designed 
will improve the performance of the PCHI to meet the current harmonic requirement 
contained in  Chapter 10 of the IEEE STD 519 (1999).  
 
Figure 59.   Harmonic Content Test of Load Currents 
 
The model also allows for system analysis in the stationary reference frame using 
the Park’s equation. Future research can use this analysis to design a dq0-reference frame 
controller which would improve system response. The direct and quadrature waveforms 
produced by the bulk inverter match the waveforms in Reference [12] further validating 
that portion of the model. 
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V. LABORATORY TEST AND CONCEPT VALIDATION 
A. OVERVIEW 
This chapter presents the laboratory prototype built to validate the new hysteresis 
controller. The circuits presented in Chapter III were constructed and tested to validate 
the theory of operation. Circuit performance testing was conducted on the bulk controller, 
the filter circuit, the sensor circuit, and the hybrid inverter. The bulk and hysteresis 
inverters were connected in parallel to conduct the final test of the PCHI system. The 
schematics and pictures of the laboratory setup are recorded in Appendix C. 
 
Figure 60.   Inverter Power Supply 
 
Power was supplied to the PEBB modules by a three-phase 208V 20A ac circuit 
in the NPS Power Lab (Fig. 60).  The voltage was stepped down to 114V with a variac.  
The variac output was connected directly to both of the PEBB modules’ three-phase 
diode rectifiers. The PEBB module cooling fans were energized directly from the 208V 
circuit.  
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The load used had the characteristics listed in Table 12. 
 A B C 
Load Resistance 10.56Ω  10.33Ω  10.57Ω  
Load Inductance 16.4 mH 16.6 mH 16.5 mH 
Load Inductor Winding Resistance 0.18Ω  0.21Ω  0.20Ω  
Bulk Coupling Inductors 2.56 mH 2.71 mH 2.61 mH 
Bulk Coupling Inductor Winding Resistance 0.14Ω  0.10Ω  0.17Ω  
Hyst. Coupling Inductors 2.13 mH 2.16 mH 1.89 mH 
Hyst. Coupling Inductor Winding Resistance 0.06Ω  0.07Ω  0.05Ω  
Bulk DPF (at 60Hz) 0.836 0.825 0.835 
Hyst. DPF (at 60Hz) 0.840 0.832 0.842 
Table 12.  Three-phase Load Characteristics (Bulk Inverter) 
 
As can be seen the load is not perfectly balanced and will cause some error in the 
system outputs. Three-phase power was provided to the PEBB rectifier bridges to 
generate a 100V dc bus. Each phase of the bulk inverter was connected to a 2.5 mH 
coupling inductor and then to the three-phase RL load. The RL load consisted of a 
series 10  Ω resistor and a 20 mH inductor for each phase (Fig. 61). For ease of 
connection, the bulk inverter was connected to the load via three delta connected isolation 
transformers. 
 
Figure 61.   Hybrid System Power Map 
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B. VSI BUILD AND TEST 
The improved bulk six-step controller was tested with a PEBB to determine its 
performance. A 24V dc power supply powered the control circuitry. The output 
waveform for each gate signal was a square wave operating at 58.55 Hz (Fig. 62). The 
relationship between the gate signals is given in Table 13. The signal pattern produced 
matches that given in Table 3. The maximum and minimum voltages required to trigger 
the IGBTs were determined experimentally in the lab and match the datasheet 
specifications for the switches. 
 
Figure 62.   Bulk Six-step Phase A Gate Control Signals: S1 (top) and S2 (bottom) 
 
 A A! B B! C C! 
Gate Signal S1 S2 S3 S4 S5 S6 
Minimum Voltage (< 5.5V) 0V 0V 0V 0V 0V 0V 
Maximum Voltage (>11.5V) 13.4V 13.4V 13.4V 13.4V 13.4V 13.4V 
Frequency (Hz) 58.55 58.55 58.55 58.55 58.55 58.55 
Phase Shift from S1 (degrees) 0 180 120 -60 -120 60 
Table 13. Bulk Six-step Gate Control Signals 
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The three-phase output waveforms of the bulk inverter match the predicted values 
of Table 4 and Figure 12 in Chapter II. A 100V 2.5A dc input was applied to the system. 
The peak voltage of the output is 63 V and the peak current is 3.8A. The observed 
efficiency of the bulk inverter was 95%. 
 
Figure 63.   Bulk Inverter Voltage (top) and Current (bottom) Waveforms  
for Phase A 
 
While the load was not perfectly balanced, the voltages of the other two phases 
were equivalent to the phase A voltage. The bulk six-step inverter produced the 
waveforms predicted by the SIMULINK model (Fig. 63). 
The bulk inverter was connected to the load as shown in Figure 61. The resultant 
output demonstrated a slight loss in power efficiency, but the phase voltages and currents 
were acceptable for testing the hybrid inverter (Fig. 64). The harmonic content of the load 
current contains no even harmonics or third harmonic multiples (Fig. 65). The highest 
harmonic is -22 dB below the fundamental and the calculated THD is 7.742%. The small 
(-42 dB) third harmonic observed is caused by the unbalanced load and is sufficiently low 
to not interfere with the hybrid prototype experiment. 
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Figure 64.   Bulk Inverter Output through the Delta-Connected Transformers 
 
Figure 65.   Bulk Inverter Load Current Harmonic Content. 
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C. FILTER TEST 
The three-phase filter design was tested using the output from the Hall Effect 
sensors. The sensor output gain was fully adjustable. The output of the LPF was phase 
shifted  28.6  − D with a gain of 1.7 (Fig. 66). This validates the filter design of Chapter 
III. The small percentage of error is caused by the variations in the capacitor and resistor 
values used to construct the filter. 
 
Figure 66.   LPF phase shift and gain 
 
 
Figure 67.   Phase and Gain Corrected Output 
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 The phase correction and gain correction circuitry allowed the filter output to be 
precisely matched to the input (Fig. 67). All three filters were calibrated using a 60 Hz 
sinusoidal signal to match the filter output with the input. The calibrated filter was used 
to condition the load current waveform and to generate the reference waveform for the 
hysteresis circuit (Fig. 68). 
 
Figure 68.   Load Current (top) and Filtered Reference Waveform (bottom) 
 
 The harmonic content of the reference waveform is much lower than the load 
current waveform (Fig. 69). The highest harmonic observed is the fifth harmonic at -34 
dB down from the fundamental. All three filters performed satisfactorily for use in the 
prototype hysteresis controller. 
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Figure 69.   Bulk Inverter Generated Reference Waveform Harmonics 
 
D. HYSTERESIS CIRCUIT TEST 
 
Figure 70.   Hysteresis Test Circuit 
 
The hysteresis circuit for each phase was tested using the circuit shown above 
(Fig. 70). The resulting output demonstrates the switching capability of the hysteresis 
circuit (Fig. 71). The maximum frequency observed was 135 kHz which is well above the 
13 kHz hysteresis error signals expected. This is far in excess of the frequencies 
expected, but it is a dramatic demonstration of the hysteresis circuit’s switching 
capability. All three phases produced identical results. The single-phase test validates the 
switching frequency findings of References 9 and 10 which were restated in Chapter II. 
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The maximum observed switching frequency occurs at the maxima and minima of the 
reference signal and the minimum switching rate occurs at the zero crossings. 
 
Figure 71.   Hysteresis Circuit Test: top – Reference Waveform, 
 bottom – Error signal (Q) 
 
E. OPEN-LOOP TEST OF HYSTERESIS CONTROLLER 
The Hall-effect sensor circuit and the filter circuit were coupled to the hysteresis 
circuit to demonstrate an open loop system test. The expectation is that a comparison of 
the raw bulk inverter load current with the conditioned reference waveform would 
generate error signals from the hysteresis circuit (Fig. 72). When the bulk inverter output 
current is greater than the upper tolerance band of the reference wave, a gate signal (Q!) 
should latch the lower switch in the corresponding half-bridge in the hysteresis inverter. 
Likewise a violation below the tolerance band should create a gate signal (Q) to latch the 
upper switch. The results of this test are shown in Figures 73 and 74. The gate signals 
validate the logic provided in Chapter II. All three phases gave identical results.  
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Figure 72.   Hysteresis Controller Single Phase Gate Signals (S1 and S2) 
 
Figure 73.   Hysteresis Generated Gate Control Signal (S1) 
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Figure 74.   Hysteresis Generated Gate Control Signal (S2) 
 
F. COUPLING INVERTERS TO LOAD 
The final test of the system required the coupling of the bulk inverter and the 
hysteresis inverter as shown in Figure 61. All three phases of both inverters contained 2.5 
mH series coupling inductors. The outputs of the bulk coupling inductors were sent to 
three isolation transformers to ensure that there was no zero-sequence current in the 
system. The transformers’ primary and secondary windings were delta connected and 
then sent to a wye-connected load. The transformers were designed for 60Hz operation so 
some power loss is expected from the high frequency operation of the hysteresis 
controlled inverter. The outputs of the hysteresis inverter were directly coupled to the 
load to actively filter the harmonic content of the current. 
The results show a dramatic improvement in the load current (Fig. 75). The peak 
output voltage observed was 64V and the output current was 6.48A. The THD of the load 
current is improved to 1.8% with the highest harmonic at -35.2 dB below the fundamental 
(Fig. 76). The reference waveform also shows marked improvement over the initial 
reference shape produced (Figs. 77 and 78). The highest harmonic observed is the third 
harmonic at -36 dB below the fundamental.  
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Figure 75.   PCHI Load Waveforms: Load Voltage (top), Load Current (bottom) 
 
 




Figure 77.   PCHI Load Current (top) and Improved  
Reference Waveform (bottom) 
 
 
Figure 78.   PCHI Reference Waveform Harmonic Content 
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Figure 79.   Load Current comparison with the Reference Signal and the Tolerance Band 
 
A comparison of the load current with the tolerance band demonstrates the 
effectiveness of the hysteresis controller in maintaining the output within the tolerance 
bands (Fig. 79). The upper and lower sine waves mark the boundaries of the tolerance 
band, the middle sine wave is the reference signal, and the jagged waveform is the sensed 
load current. No boundary excursions were observed for the PCHI system. The main 
sources of the harmonic distortion observed include the unbalanced three-phase load, the 
interaction between the hysteresis inverter and the three 60Hz transformers, and slight 
filter mismatches. The highest switching frequency observed by the hysteresis controller 
is approximately 5 kHz which indicates that the multi-phase switching frequency is 
significantly less than that required for single-phase operation (Figs. 80 and 81).  This 
approximate factor of three reduction may be related to the pseudo-interleaving of the 
phases of the three-phase system. However, this analysis will need to be the topic of a 




Figure 80.   Hysteresis Controller Error Signal (Gate Signal S1) 
 
 




G. LABORATORY RESULTS 
The PCHI system built in the lab performed quite well. The bulk inverter current 
THD was reduced from 7.74% to 1.81% (Figs. 82 and 83, Tables 14 and 15). There was a 
significant increase in the low harmonic noise due to the interaction between the 
hysteresis inverter output and the delta connected transformers providing the bulk-
inverter output. The hybrid inverter system was tested by coupling the bulk-inverter 
directly to the load. This noticeably reduced the quality of the hybrid current waveform. 
The best system performance was achieved with the bulk inverter delta connected to the 
load via the three-isolation transformers. The IEEE Std. 519 current harmonic limit is 
2.5%. The PCHI system meets the final objective by 0.7% and is a 1.8% improvement 
over the previous thesis. 
 
Figure 82.   Bulk Inverter Harmonics 
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Harmonic Frequency Voltage Level Output Lvl Square Ratio
1 60 7.15 1.00E-03 0.00715 5.11225E-05 1
3 177.4 14.4 1.00E-06 0.0000144 2.0736E-10 4.05614E-06
5 294 489 1.00E-06 0.000489 2.39121E-07 0.004677412
7 410.6 216 1.00E-06 0.000216 4.6656E-08 0.000912631
11 646.8 105 1.00E-06 0.000105 1.1025E-08 0.000215658
13 763.4 68.3 1.00E-06 0.0000683 4.66489E-09 9.12493E-05
17 996.7 43.6 1.00E-06 0.0000436 1.90096E-09 3.71844E-05
19 1113.3 33.5 1.00E-06 0.0000335 1.12225E-09 2.19522E-05
23 1349.5 24 1.00E-06 0.000024 5.76E-10 1.12671E-05
25 1466.1 19.9 1.00E-06 0.0000199 3.9601E-10 7.7463E-06
29 1699.3 15.5 1.00E-06 0.0000155 2.4025E-10 4.6995E-06
31 1815.9 13.3 1.00E-06 0.0000133 1.7689E-10 3.46012E-06
35 2052.1 10.8 1.00E-06 0.0000108 1.1664E-10 2.28158E-06
37 2168.7 9.32 1.00E-06 0.00000932 8.68624E-11 1.6991E-06
41 2402 8.21 1.00E-06 0.00000821 6.74041E-11 1.31848E-06
42 2518.6 6.68 1.00E-06 0.00000668 4.46224E-11 8.72852E-07
46 2754.8 6.45 1.00E-06 0.00000645 4.16025E-11 8.13781E-07
48 2871.4 5.43 1.00E-06 0.00000543 2.94849E-11 5.7675E-07
Sum of Ratios: 0.005994879
Square Root: 0.077426607
THD(%) 7.742660707  
Table 14. Experimental Bulk-Inverter Current Harmonics Observed in Figure 81 
 
 
Figure 83.   PCHI Harmonics 
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Harmonic Frequency Voltage Level Output Lvl Square Ratio
1 60.8 7.84 1.00E-03 0.00784 6.14656E-05 1
2 120.6 70.7 1.00E-06 0.0000707 4.99849E-09 8.13217E-05
3 177.4 85 1.00E-06 0.000085 7.225E-09 0.000117545
4 237.2 30.2 1.00E-06 0.0000302 9.1204E-10 1.48382E-05
5 300 41.2 1.00E-06 0.0000412 1.69744E-09 2.76161E-05
6 353.8 22.6 1.00E-06 0.0000226 5.1076E-10 8.30969E-06
7 407.6 14.8 1.00E-06 0.0000148 2.1904E-10 3.56362E-06
8 470.4 13.6 1.00E-06 0.0000136 1.8496E-10 3.00916E-06
9 530.2 24.2 1.00E-06 0.0000242 5.8564E-10 9.52793E-06
10 587 19.3 1.00E-06 0.0000193 3.7249E-10 6.06014E-06
11 646.8 38.4 1.00E-06 0.0000384 1.47456E-09 2.399E-05
12 706.6 10.7 1.00E-06 0.0000107 1.1449E-10 1.86267E-06
13 763.4 15.1 1.00E-06 0.0000151 2.2801E-10 3.70955E-06
14 820.2 19.9 1.00E-06 0.0000199 3.9601E-10 6.44279E-06
15 877.1 13.2 1.00E-06 0.0000132 1.7424E-10 2.83476E-06
16 939.8 16.6 1.00E-06 0.0000166 2.7556E-10 4.48316E-06
17 999.6 17.6 1.00E-06 0.0000176 3.0976E-10 5.03957E-06
19 1113.3 8.8 1.00E-06 0.0000088 7.744E-11 1.25989E-06
21 1232.9 10.6 1.00E-06 0.0000106 1.1236E-10 1.82801E-06
25 1469.1 7.24 1.00E-06 0.00000724 5.24176E-11 8.52796E-07
27 1582.7 2.37 1.00E-06 0.00000237 5.6169E-12 9.13828E-08
30 1809.9 2.6 1.00E-06 0.0000026 6.76E-12 1.0998E-07
31 1869.7 3.02 1.00E-06 0.00000302 9.1204E-12 1.48382E-07
34 2049.1 7.24 1.00E-06 0.00000724 5.24176E-11 8.52796E-07
37 2198.6 2.21 1.00E-06 0.00000221 4.8841E-12 7.94607E-08
39 2342.2 2.78 1.00E-06 0.00000278 7.7284E-12 1.25735E-07
40 2402 2.57 1.00E-06 0.00000257 6.6049E-12 1.07457E-07
41 2461.8 2.57 1.00E-06 0.00000257 6.6049E-12 1.07457E-07
42 2518.6 4.67 1.00E-06 0.00000467 2.18089E-11 3.54815E-07
44 2629.2 2.63 1.00E-06 0.00000263 6.9169E-12 1.12533E-07
46 2754.8 3.46 1.00E-06 0.00000346 1.19716E-11 1.94769E-07
48 2865.4 2.57 1.00E-06 0.00000257 6.6049E-12 1.07457E-07
Sum of Ratios: 0.000326487
Square Root: 0.018068964
THD(%) 1.806896376  





Differences that were observed between theory and actual laboratory results were 
caused by the unbalanced load, the width of the hysteresis band, filter mismatches, and 
the 60Hz (low-frequency) transformer. The load was left slightly unbalanced to replicate 
the “real-world” application of the controller. Other areas of the controller could be 
changed to improve the fidelity of the load current, as listed below.  
First, the hysteresis band can be reduced to a smaller value by replacing 
components in the hysteresis circuit. To create the hysteresis tolerance band, 0.051V is 
added and subtracted to the 6V reference wave to create the tolerance band. The resultant 
band was approximately 1.7%. If the tolerance band were reduced to 1%, the load current 
fidelity would be improved. The switching frequency of the hysteresis controller would 
increase from the 5 kHz observed. The 20 kHz PEBB switching limit will allow a smaller 
tolerance band. Further research could investigate tolerance band versus maximum 
switching frequency. 
Second, the three filters can be tuned to optimize the output. Once the filters were 
installed in the circuit they were not adjusted further to match either the unbalanced load 
or to correct for the actual bulk inverter operating frequency. Manually tuning the filters 
would be a time consuming process with the filter topology used in this thesis. Future 
research should focus on replacing the filter with one that detects the bulk inverter output 
frequency, optimizes the cut-off frequency, and automatically phase and gain corrects the 
LPF output. This will ensure that a nearly idealized reference waveform is constantly 
phase and gain locked to the load current. 
Third, the antagonistic action between the hysteresis inverter and the bulk inverter 
through the coupling transformers adds unwanted broadband noise (Figs. 81 and 82). An 
optimization of the reactances in the circuit will need to be analyzed to correct this 
phenomenon. The bulk inverter and hysteresis inverter interface may require an 
additional filter to improve the fidelity of the hybrid inverter output current. Even without 
correction the overall load current THD improvement is exceptional  
Fourth, the use of the dq0-reference frame would simplify the control topology 
and enable the use of an FPGA more easily. The conversion to the stationary dq0-
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reference frame would create a more robust and responsive controller. The FPGA 
construct simplifies the circuit required to implement the complex mathematics required 
to transform the system from one reference frame to another while automatically 
adjusting the system performance and filter parameters to the bulk-inverter system.  
The PCHI prototype performance validates the use of a hysteresis controlled 
inverter to filter the load current generated by a bulk inverter (Fig. 84). The resultant load 
current demonstrates the reduction in harmonic content from the raw bulk inverter 
current. This reinforces the findings of Reference 10. The new control method reduced 
the THD of the load current to 1.8% which exceeded the IEEE Std. 519 (1999) limit of 
2.5%. 
 






A. REVIEW OF RESEARCH GOALS 
All of the goals were met. Specific goals of this thesis are as follows: 
• Simplify the six-step inverter controller design for the VSI. Provide variable 
operational frequency capability. 
• Modify the Hysteresis controller to provide a control signal delay. This allows the 
IGBT driver cards to power up before they receive gating signals. 
• Design a circuit to extract a reference sine wave which is phase-locked to the 
system output frequency. Ultimately this design will allow variable frequency 
operation of the system. 
• Utilize commercially available Semikron PEBB as the power section for both the 
VSI and the CSI. 
• Develop equations and optimize hysteresis bandwidth to produce the best (highest 
quality) output current in order to meet or exceed IEEE Standard 519 (1999) 
requirements for three-phase half-bridge inverters. Total Harmonic Distortion 
(THD) of 2.5% or better desired. 
• Model the system using SIMULINK to provide proof of concept. 
• Couple the bulk six-step inverter and the hysteresis controlled inverter to create a 
hybrid parallel inverter system. 
• Test the hybrid system to determine the optimal operating set-point.  Increase the 
power output of the system. 
Successful testing of the prototype hybrid hysteresis inverter validates the efficacy 





B. FOLLOW-ON RESEARCH 
The tests conducted in this thesis were performed using a single system 
frequency. The PCHI needs to be modified to permit variable frequency operation. The 
hysteresis controller must detect the bulk inverter frequency and generate the reference 
waveforms over a range of frequencies. The ideal filter topology would automatically 
optimize the LPF for the system frequency and automatically correct the gain and the 
phase shift of the adjustable low-pass filter. 
Because the system was able to be modeled in SIMULINK, the hysteresis 
controller could be built using an FPGA. Several changes are needed to facilitate the 
conversion. The filter used in this thesis would have to be converted from the continuous 
form to a discrete form. The pulse generators used in the bulk controller may also need to 
be replaced. An FPGA based controller would simplify the construction of the variable 
frequency operation system. The FPGA based system would ensure that the three filters 
would be frequency locked to the system frequency. The filters would be identical and 
automatically set by one frequency source which solves the problem of balancing the 
FPGA filters. 
A dq0-reference frame controller should be designed using the dq0 
transformations presented in Chapter IV. The conversion to the stationary dq0 reference 
frame would provide a more responsive and robust controller. The FPGA construct opens 
the possibility of programming a chip to perform the complex mathematics to transform 
from one reference frame to another while automatically adjusting the filter parameters.  
 
C. MILITARY APPLICATIONS 
The spread spectrum nature of the modulation and the uncertainty (random 
nature) of a switching event, make this system ideal for stealth operation. When coupled 
with a variable frequency bulk inverter, shipboard loads can be driven at the most 
efficient frequency of operation and reduce the predominately 50Hz, 60Hz and 400Hz 
tonals onboard allied warships. An ideal application would be to replace the dc-to-ac 
motor-generator sets in the fleet. These are maintenance intensive and are a significant 
life-cycle cost-driver. A solid-state power converter would reduce the maintenance 
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requirements of the system and would significantly reduce the life-cycle costs of the 
platform in the long run. The significant initial investment would pay for itself many 
times over in reduced maintenance over a thirty year life span. 
 
D. CONCLUSION 
All of the stated objectives were met. The six-step controller was simplified and 
the new design performed well at approximately 60 Hz. Both the modified hysteresis 
controller and the bulk controller were able operate with the Semikron PEBBs. The 
hysteresis controller filter produced three nearly ideal sinusoids from the sensed load 
current to generate reference waveforms for use by the hysteresis circuit of Reference 9. 
The single phase hysteresis controller test demonstrated that the switching frequency 
relationship with the reference signal was valid.  
The SIMULINK model demonstrated that the new control strategy was valid and 
would potentially reduce the harmonic content of the load current. Finally the laboratory 
constructed PCHI provided solid proof that the hysteresis controlled inverter is a very 
capable active filter for the bulk inverter. The observed PCHI-generated load current 
THD was 1.81% which exceeds the IEEE Std. 519 (1999) limit of 2.5%. The PCHI 
system constructed in this thesis provides a simple method to filter the harmonic content 
from an inductive load. This thesis proves that existing technology can be used to 
produce high-fidelity waveforms for high-power Naval Propulsion Drives (50-100 MW). 
This conclusion is based on the bulk inverter providing 100% of the real power while the 
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APPENDIX A. MATLAB CODE AND SIMULINK SCHEMATICS 
 

















C. SIMULINK BLOCK SCHEMATICS 
 
 
Figure 85.   Three-phase PCHI SIMULINK Model 
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Figure 86.   Three-phase Inverter Model (Bulk Inverter)  
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Figure 88.   Bulk Six-Step Controller Model 
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  (a)       (b) 
Figure 90.   Inverter Impedance Models (a) Hysteresis (b) Bulk 
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Figure 91.   Load Current Calculations (with filtered reference analysis) 
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Figure 92.   Load Voltage Waveform Calculations 
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E. SIMULATION NOTES 
 
To convert the controllers for discrete operation the following changes will be 
required: 
The phase generators in the bulk controller will need to be replaced with a 
discrete source. 
The filters used in the Hysteresis controller will need to be converted into the z-
domain. 
The load will need to be converted to a discrete form. 
Other changes may be necessary to convert the continuous form of this model to 
discrete form to program it onto an FPGA. 
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APPENDIX B. CALCULATIONS 
A. RELATIONSHIP BETWEEN THD AND DPF 
 
377 rad/s Z is unity Vdc is 100V
R
pF X L THD
0.00001 0.0027 7.1618E-06 5.6681
0.0001 0.0027 7.1618E-06 5.6681
0.001 0.0027 7.1618E-06 5.6681
0.01 0.0027 7.1618E-06 5.6683
0.1 0.0026 6.8966E-06 5.6951
0.2 0.0026 6.8966E-06 5.7785
0.3 0.0025 6.6313E-06 5.926
0.4 0.0024 6.366E-06 6.1529
0.5 0.0023 6.1008E-06 6.487
0.6 0.0021 5.5703E-06 6.9803
0.7 0.0019 5.0398E-06 7.7399
0.8 0.0016 4.244E-06 9.0276
0.9 0.0012 3.183E-06 11.7469
0.99 0.000374 9.9204E-07 21.9313
0.999 0.000119 3.1565E-07 27.0897
0.9999 0.0000375 9.9469E-08 28.2662
1 0 0 28.4289  
Table 16. THD vs. DPF Calculated Values 
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B. SINGLE PHASE HYSTERESIS SWITCHING FREQUENCY EQUATION 
DERIVATION 
 
The equation used for the instantaneous switching frequency is: 
 
( )2 2 2 2dc max refa
s
t h dc
V   4R I  I
f  = 
8L V
− −
∆  (8.1) 
The derivation of this equation follows: 


















Figure 96.   Hysteresis Band with Load Current 






The period consists of two distinct parts: the rise time and the fall time of the 
waveform (Fig. 96): 
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 s u lT  = t  + t  (8.3) 
When the waveform is rising, the upper switch is closed and the current is pushed in the 
direction shown in Figure 97. When the waveform is falling, the lower switch is closed. 
The current still flows in the same direction as it cannot instantaneously change, but it 
begins to decrease in value as the potential across the resistance changes direction. The 
assumption that one and only one switch may be closed in a phase leg at any given 
moment holds. 
 
Figure 97.   Representative System with Load 
When the upper switch is closed, Ohm’s law dictates: 
 dc ref
VdiL  =  + RI
dt 2
 (8.4) 






VdiL  =   RI  or,
dt 2






If di is set to equal 2 h∆ and dt is set to equal the desired time interval (rise or fall 








V2L hRise time:  =  RI
t 2

















V V   2RI1 1 =   RI  = 
t 2L h 2 4L h
V V   2RI1 1 =   RI  = 
t 2L h 2 4L h
4L ht  = 
V   2RI
4L ht  = 
V   2RI
−⎡ ⎤−⎢ ⎥∆ ∆⎣ ⎦






Using equation 8.3 to get the entire period: 
 
( ) ( )
( )( )




dc ref dc ref
dc ref dc ref
s
dc ref dc ref
dc ref dc ref
s




4L h 4L hT  =  + 
V   2RI V   2RI
4L h V   2RI  +4L h V   2RI  
T  = 
V   2RI V   2RI
4L h V   2RI  +4L h V   2RI  
T  = 
V   2RI V   2RI
8L hV  T  = 
V   2RI
∆ ∆
− +
∆ + ∆ −
− +





The instantaneous switching frequency is therefore: 
 ( )22dc refs
dc





∆  (8.9) 
This result is contrary to the experimental results obtained in References 9 and 10 
in that the maximum switching frequency occurs at the zero crossing. To shift the 
frequency so that the fastest switching rates occur at the maxima and minima values of 
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the reference the current is scaled by the maximum value of the reference. Thus the final 
formula: 
 
( )2 2 2 2dc max refa
s
t h dc
V   4R I  I
f  = 
8L V
− −
∆  (8.10) 
The frequency now matches the observational data (Fig. 98). 
 
 
Figure 98.   Single Phase Comparison Hysteresis Gate Signal  versus the Reference 
Waveform 
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C. GIC FILTER NON-IDEAL TRANSFER FUNCTION DERIVATION 
Assuming non-ideal Op-amp find the transfer functions for T_1 and T_2 (given in 
Chapter III); 
Node equations ( )-6t  = 1*10ω : 
 2t1 2 3 4 2V =A (V V );  A  = s
ω−  (8.11) 
 1t2 1 5 4 1V =A (V V );  A  = s
ω−  (8.12) 
 
2 4 I 7 3 4 7 8 4 7 8
2 4 I 7
3
V Y +V Y V (Y +Y +Y );   Let w = (Y +Y +Y ) 
(V Y V Y )V
w
=
+=  (8.13) 
 
4 1 3 2 3 1 1 1 3
2 3 1 1
4
V (Y +Y ) V Y +V Y ;           Let z = (Y +Y )
(V Y V Y )V
z
=
+=  (8.14) 
 
1 2 I 5 5 2 5 6 2 5 6
1 2 I 5
5
V Y +V Y V (Y +Y +Y );    Let x = (Y +Y +Y )
(V Y V Y )V
x
=
+=  (8.15) 
Substitute (8.13) and (8.14) into (8.11): 
 
2 4 I 7 2 3 1 1
1 2
1 2 1 2 2 4 2 3 I 2 7
(V Y V Y ) (V Y V Y )V  = A
w z
V (wz A wY ) = V (A zY A wY ) V (A zY )
+ +⎡ ⎤−⎢ ⎥⎣ ⎦
+ − +
 (8.16) 
 2 4 2 3 2 71 2 I
2 1 2 1
A zY A wY A zYV  = V V
wz A wY wz A wY
⎛ ⎞ ⎛ ⎞− +⎜ ⎟ ⎜ ⎟+ +⎝ ⎠ ⎝ ⎠
 (8.17) 
Substitute (8.14) and (8.15) into (8.12): 
 
1 2 I 5 2 3 1 1
2 1
2 2 3 1 1 2 1 1 I 1 5
(V Y V Y ) (V Y V Y )V =A
x z
V (xz+A xY ) = V (A zY A xY ) V (A zY )




 1 2 1 1 1 52 1 I
1 3 1 3
A zY A xY A zYV =V V
xz A xY xz A xY






, substitute (8.19) into (8.17): 
 1 2 1 1 1 5 2 4 2 3 2 71 1 I I
1 3 1 3 2 1 2 1
A zY A xY A zY A zY A wY A zYV  = V V V
xz A xY xz A xY wz A wY wz A wY
⎡ ⎤⎛ ⎞ ⎛ ⎞ ⎛ ⎞ ⎛ ⎞− −+ +⎢ ⎥⎜ ⎟ ⎜ ⎟ ⎜ ⎟ ⎜ ⎟+ + + +⎝ ⎠ ⎝ ⎠⎝ ⎠ ⎝ ⎠⎣ ⎦
(8.20) 











2 5 6 1 3 7
t
1 4 5 2 3 7 3 6 7 3 5 8
4 7 8 2 5 6 1 3
t t
3 1
4 7 8 2 5 6
t t
2 3 7 8 1
V As BT
V Cs Ds  E
(Y +Y +Y )(Y +Y )YA = 
B = Y Y Y Y Y Y Y Y Y Y Y Y  
Y +Y +Y Y +Y +Y (Y +Y )
C = 
Y YD = Y +Y +Y Y +Y +Y




+⎧ ⎫= = ⎨ ⎬+ +⎩ ⎭
⎡ ⎤⎢ ⎥⎢ ⎥⎣ ⎦
+ + −
⎡ ⎤⎢ ⎥⎢ ⎥⎣ ⎦
⎡ ⎤⎛ ⎞+⎢ ⎥⎜ ⎟⎜ ⎟⎢ ⎥⎝ ⎠⎣ ⎦






, substitute (8.17) into (8.19): 
 
 2 4 2 3 2 7 1 2 1 1 1 52 2 I I
2 1 2 1 1 3 1 3
A zY A wY A zY A zY A xY A zYV = V V V
wz A wY wz A wY xz A xY xz A xY
⎡ ⎤ ⎛ ⎞ ⎛ ⎞⎛ ⎞ ⎛ ⎞− −+ +⎢ ⎥⎜ ⎟ ⎜ ⎟⎜ ⎟ ⎜ ⎟+ + + +⎝ ⎠ ⎝ ⎠ ⎝ ⎠ ⎝ ⎠⎣ ⎦
(8.22) 
 














2 7 8 1 3 5
t
2 3 7 1 5 4 1 5 8 1 6 7
4 7 8 2 5 6 1 3
t t
3 1
4 7 8 2 5 6
t t
2 3 7 8 1 4 5
V As + BT
V Cs Ds  E
Y Y Y Y Y Y
A = 
B = Y Y Y Y Y Y Y Y Y Y Y Y
Y +Y +Y Y +Y +Y (Y +Y )
C = 
Y YD = Y +Y +Y Y +Y +Y




⎧ ⎫= = ⎨ ⎬+ +⎩ ⎭
⎡ ⎤+ + +⎢ ⎥⎢ ⎥⎣ ⎦
+ + −
⎡ ⎤⎢ ⎥⎢ ⎥⎣ ⎦
⎡ ⎤⎛ ⎞+⎢ ⎥⎜ ⎟⎜ ⎟⎢ ⎥⎝ ⎠⎣ ⎦
+ +[ ]6Y )  +
 (8.23) 
 
D. ALL-PASS FILTER CALCULATIONS 
 






( )  32
32 = 180  2tan ( RC)
Let C = 1 F and  = 377 rad/s
148  2tan ( RC)
74 = tan ( RC)
tan(74)R =  = 9.25 k
377rad/s 10 F













The actual phase-shift observed with the GIC LPF is 31.9− D .  The resistance 





APPENDIX C. CIRCUIT BOARD LAYOUTS AND PARTSLISTS 
A. BULK SIX-STEP CONTROLLER 
 
 
Figure 99.   Bulk Six-Step Controller Board Map 
 
 
Figure 100.   Bulk Controller 
126 
 
Figure 101.   Bulk Controller Schematic 
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B. HYSTERESIS CONTROLLER HALL EFFECT SENSORS 
 
 





A B C 
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Figure 103.   Hall Effect Circuit Schematic 
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C. HYSTERESIS CONTROLLER – FILTER CIRCUIT 
 
 
Figure 104.   Filter Circuit Board Map (One Phase only) 
 
Figure 105.   Filter Circuit Board (One Phase only) 
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Figure 106.   Hysteresis Filter Circuit Schematic (One Phase Only) 
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D. HYSTERESIS CONTROLLER – HYSTERESIS CIRCUIT 
 
Figure 107.   Hysteresis Circuit Board Layout (One Phase only) 
[Not used this thesis effort] 
 
Figure 108.   Hysteresis Controller Filter, Patch Panel and Hysteresis Circuit 
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Figure 109.   Hysteresis Circuit Schematic (One Phase Only) 
 
Notes: 1) 100 F µ capacitor used in reset circuit to delay filter until bulk inverter 
is in steady state and 2) Reset switch feature not used on breadboard circuit 
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E. PARALLEL CONNECTED HYBRID INVERTERS (PCHI) 
 




Figure 111.   Power Supply Variac and both PEBBS 
 
Figure 112.   Hysteresis Controller and Inverter Coupling to Load 
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Figure 113.   Three-phase Load and Hall Effect Sensors 
 
Figure 114.   Test Equipment Used for Data Collection 
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F. PARTS LIST 
Part Qty Value Manufacturer Description
Bulk Controller:
74194 1 n/a TI Dip 16
7402 2 n/a TI Dip 14
7404 2 n/a TI Dip 14
7405 1 n/a TI Dip 14
LM555 1 n/a National Semi Dip 8
LM7805 1 n/a National Semi TO-92
LM7815 1 n/a National Semi TO-92
BNC Jacks 6 n/a Amphenol 31-10
Banana Plugs 2 n/a HH Smith #205-103
C 5 0.01u Digikey
C 2 0.33u Digikey
R 6 620 Digikey
R 4 1k Digikey
R 1 200k Digikey
Switch 1 Alco MTA106F
Hall Effect Circuit:
CLN-50 3 n/a FW Bell Hall-effect Sensors
DFC-10U24D15 1 n/a Power One +/- 15V Power Supply
C 2 1u Digikey Bypass Capacitors
R 3 100 Digikey
Banana Plugs 5 n/a HH Smith #205-103
BNC Jacks 3 n/a Amphenol 31-10
Hysteresis Filter:
LM324 6 n/a National Semi Dip 14
LM1458 3 n/a National Semi Dip 8
C 27 1u Digikey
R 3 27 Digikey
R 3 150 Digikey
R 9 510 Digikey
R 3 680 Digikey
R 36 1k Digikey
R 3 2.4k Digikey
R 3 3.3k Digikey
R 3 8.2k Digikey
R 3 10k Digikey
Potentiometer 6 2k Spectrol 43P202
Potentiometer 3 5k Spectrol 43P202
BNC Jacks 9 n/a AMP part #: 414305-1
Banana Plugs 3 n/a Pomona part #: 1825-2
Hysteresis Circuit: (Breadboard)
LM324 3 n/a National Semi Dip 14
LM319 3 n/a National Semi Dip 14
CD4001 3 n/a Fairchild Dip 14
C 1 0.1u Digikey
C 16 1u Digikey
R 2 51 Digikey
R 3 100 Digikey
R 1 4.7k Digikey
R 24 10k Digikey
R 1 15k Digikey
R 6 30k Digikey
Potentiometer 1 2k Spectrol 43P202
Switch 1 n/a Alco MTA106F
Load Elements:
Coupling Inductors 6 2.5 mH Hammond 195E30
Load Inductors 3 20 mH Hammond 195M30
Isolation Transformers 3 60Hz Hammond 171G  
Table 17. Circuit Parts List 
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